Datasheet.kr   

74VHC161284 데이터시트 PDF




Fairchild Semiconductor에서 제조한 전자 부품 74VHC161284은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 74VHC161284 자료 제공

부품번호 74VHC161284 기능
기능 IEEE 1284 Transceiver
제조업체 Fairchild Semiconductor
로고 Fairchild Semiconductor 로고


74VHC161284 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 11 페이지수

미리보기를 사용할 수 없습니다

74VHC161284 데이터시트, 핀배열, 회로
February 1998
Revised July 2000
74VHC161284
IEEE 1284 Transceiver
General Description
The VHC161284 contains eight bidirectional data buffers
and eleven control/status buffers to implement a full
IEEE 1284 compliant interface. The device supports the
IEEE 1284 standard and is intended to be used in
Extended Capabilities Port mode (ECP). The pinout allows
for easy connection from the Peripheral (A-side) to the
Host (cable side).
Outputs on the cable side can be configured to be either
open drain or high drive (± 14 mA). The pull-up and pull-
down series termination resistance of these outputs on the
cable side is optimized to drive an external cable. In addi-
tion, all inputs (except HLH) and outputs on the cable side
contain internal pull-up resistors connected to the VCC sup-
ply to provide proper termination and pull-ups for open
drain mode.
Outputs on the Peripheral side are standard LOW-drive
CMOS outputs. The DIR input controls data flow on the
A1–A8/B1–B8 transceiver pins.
Features
s Supports IEEE 1284 Level 1 and Level 2 signaling
standards for bidirectional parallel communications
between personal computers and printing peripherals
s Replaces the function of two (2) 74ACT1284 devices
s All inputs have hysteresis to provide noise margin
s B and Y output resistance optimized to drive external
cable
s B and Y outputs in high impedance mode during power
down
s Inputs and outputs on cable side have internal pull-up
resistors
s Flow-through pin configuration allows easy interface
between the Peripheral and Host
Ordering Code:
Ordering Number Package Number
Package Description
74VHC161284MEA
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74VHC161284MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter Xto the ordering code.
Logic Symbol
Connection Diagram
© 2000 Fairchild Semiconductor Corporation DS500098
www.fairchildsemi.com




74VHC161284 pdf, 반도체, 판매, 대치품
DC Electrical Characteristics (Continued)
Symbol
Parameter
VCC TA = −40°C to +85°C Units Conditions
(V) Guaranteed Limits
VOL Maximum LOW Level Output Voltage An, HLH
4.5
4.5
Bn, Yn
PLH
4.5
4.5
RD Maximum Output Impedance
B1B8, Y9Y13
5.0
Minimum Output Impedance
B1B8, Y9Y13
5.0
RP Maximum Pull-Up Resistance
B1B8, Y9Y13, C14C17
5.0
Minimum Pull-Up Resistance
B1B8, Y9Y13, C14C17
5.0
IIH Maximum Input Current in HIGH State A9A13, PLHIN, HD, DIR, HLHIN 5.5
C14C17
5.5
IIL Maximum Input Current in LOW State A9A13, PLHIN, HD, DIR, HLHIN 5.5
C14C17
5.5
IOZH
Maximum Output Disable Current
A1A8
5.5
(HIGH)
B1B8
5.5
IOZL
Maximum Output Disable Current
A1A8
5.5
(LOW)
B1B8
5.5
IOFF Power Down Output Leakage
B1B8, Y9Y13, PLH
0.0
IOFF Power Down Input Leakage
C14C17, HLHIN
0.0
IOFF ICC Power Down Leakage to VCC
0.0
ICC Maximum Supply Current
5.5
Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).
0.1
0.44
0.77
0.7
55
35
1650
1150
1.0
100
1.0
5.0
20
100
20
5.0
100
100
250
70
IOL = 50 µA
V IOL = 8 mA
IOL = 14 mA
IOL = 84 mA
(Note 5)(Note 6)
(Note 5)(Note 6)
µA VI = 5.5V
VI = 5.5V
µA VI = 0.0V
mA VI = 0.0V
µA VO = 5.5V
VO = 5.5V
µA VO = 0.0V
mA
µA VO = 5.5V
µA VI = 5.5V
µA (Note 7)
mA VI = VCC or GND
Note 6: This parameter is guaranteed but not tested, characterized only.
Note 7: Power-down leakage to VCC is tested by simultaneously forcing all pins on the cable-side (B1B8, Y9Y13, PLH, C14C17 and HLHIN to 5.5V and
measuring the resulting ICC.
www.fairchildsemi.com
4

4페이지










74VHC161284 전자부품, 판매, 대치품
AC Loading and Waveforms (Continued)
FIGURE 4. tSLEW HL Test Load and Waveforms
A1A8 to B1B8
A9A13 to Y9Y13
FIGURE 5. tSLEW LH Test Load and Waveforms
A1A8 to B1B8
A9A13 to Y9Y13
tr = Output Rise Time, Open Drain
tf = Output Fall Time, Open Drain
FIGURE 6. tRISE and tFALL Test Load and Waveforms for Open Drain Outputs
A1A8 to B1B8, A9A13 to Y9Y13
7 www.fairchildsemi.com

7페이지


구       성 총 11 페이지수
다운로드[ 74VHC161284.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
74VHC161284

IEEE 1284 Transceiver

Fairchild Semiconductor
Fairchild Semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵