Datasheet.kr   

80L188EC16 데이터시트 PDF




Intel Corporation에서 제조한 전자 부품 80L188EC16은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 80L188EC16 자료 제공

부품번호 80L188EC16 기능
기능 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
제조업체 Intel Corporation
로고 Intel Corporation 로고


80L188EC16 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

80L188EC16 데이터시트, 핀배열, 회로
80C186EC 80C188EC AND 80L186EC 80L188EC
16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
X Fully Static Operation
X True CMOS Inputs and Outputs
Y Integrated Feature Set
Low-Power Static Enhanced 8086
CPU Core
Two Independent DMA Supported
UARTs each with an Integral Baud
Rate Generator
Four Independent DMA Channels
22 Multiplexed I O Port Pins
Two 8259A Compatible
Programmable Interrupt Controllers
Three Programmable 16-Bit Timer
Counters
32-Bit Watchdog Timer
Ten Programmable Chip Selects with
Integral Wait-State Generator
Memory Refresh Control Unit
Power Management Unit
On-Chip Oscillator
System Level Testing Support
(ONCE Mode)
Y Direct Addressing Capability to 1 Mbyte
Memory and 64 Kbyte I O
Y Low-Power Operating Modes
Idle Mode Freezes CPU Clocks but
Keeps Peripherals Active
Powerdown Mode Freezes All
Internal Clocks
Powersave Mode Divides All Clocks
by Programmable Prescalar
Y Available in Extended Temperature
Range (b40 C to a85 C)
Y Supports 80C187 Numerics Processor
Extension (80C186EC only)
Y Package Types
100-Pin EIAJ Quad Flat Pack (QFP)
100-Pin Plastic Quad Flat Pack
(PQFP)
100-Pin Shrink Quad Flat Pack
(SQFP)
Y Speed Versions Available (5V)
25 MHz (80C186EC25 80C188EC25)
20 MHz (80C186EC20 80C188EC20)
13 MHz (80C186EC13 80C188EC13)
Y Speed Version Available (3V)
16 MHz (80L186EC16 80L188EC16)
13 MHz (80L186EC13 80L188EC13)
The 80C186EC is a member of the 186 Integrated Processor Family The 186 Integrated Processor Family
incorporates several different VLSI devices all of which share a common CPU architecture the 8086 8088
The 80C186EC uses the latest high density CHMOS technology to integrate several of the most common
system peripherals with an enhanced 8086 CPU core to create a powerful system on a single monolithic
silicon die
Other brands and names are the property of their respective owners
Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or
copyright for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products Intel retains the right to make
changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata
COPYRIGHT INTEL CORPORATION 1996
May 1996
Order Number 272434-004




80L188EC16 pdf, 반도체, 판매, 대치품
80C186EC 188EC 80L186EC 188EC
INTRODUCTION
Unless specifically noted all references to the
80C186EC apply to the 80C188EC 80L186EC and
80L188EC References to pins that differ between
the 80C186EC 80L186EC and the 80C188EC
80L188EC are given in parentheses The ‘‘L’’ in the
part number denotes low voltage operation Physi-
cally and functionally the ‘‘C’’ and ‘‘L’’ devices are
identical
The 80C186EC is one of the highest integration
members of the 186 Integrated Processor Family
Two serial ports are provided for services such as
interprocessor communication diagnostics and mo-
dem interfacing Four DMA channels allow for high
speed data movement as well as support of the on-
board serial ports A flexible chip select unit simpli-
fies memory and peripheral interfacing The three
general purpose timer counters can be used for a
variety of time measurement and waveform genera-
tion tasks A watchdog timer is provided to insure
system integrity even in the most hostile of environ-
ments Two 8259A compatible interrupt controllers
handle internal interrupts and up to 57 external in-
terrupt requests A DRAM refresh unit and 24 multi-
plexed I O ports round out the feature set of the
80C186EC
The future set of the 80C186EC meets the needs of
low-power space-critical applications Low-power
applications benefit from the static design of the
CPU and the integrated peripherals as well as low
voltage operation Minimum current consumption is
achieved by providing a powerdown mode that halts
operaton of the device and freezes the clock cir-
cuits Peripheral design enhancements ensure that
non-initialized peripherals consume little current
The 80L186EC is the 3V version of the 80C186EC
The 80L186EC is functionally identical to the
80C186EC embedded processor Current
80C186EC users can easily upgrade their designs to
use the 80L186EC and benefit from the reduced
power consumption inherent in 3V operation
Figure 1 shows a block diagram of the 80C186EC
80C188EC The execution unit (EU) is an enhanced
8086 CPU core that includes dedicated hardware to
speed up effective address calculations enhanced
execution speed for multiple-bit shift and rotate in-
structions and for multiply and divide instructions
string move instructions that operate at full bus
bandwidth ten new instructions and fully static oper-
ation The bus interface unit (BIU) is the same as
that found on the original 186 family products ex-
cept the queue-status mode has been deleted and
buffer interface control has been changed to ease
system design timings An independent internal bus
is used for communication between the BIU and on-
chip peripherals
4
80C186EC CORE ARCHITECTURE
Bus Interface Unit
The 80C186EC core incorporates a bus controller
that generates local bus control signals In addition
it employs a HOLD HLDA protocol to share the local
bus with other bus masters
The bus controller is responsible for generating 20
bits of address read and write strobes bus cycle
status information and data (for write operations) in-
formation It is also responsible for reading data
from the local bus during a read operation A ready
input pin is provided to extend a bus cycle beyond
the minimum four states (clocks)
The bus controller also generates two control sig-
nals (DEN and DT R) when interfacing to external
transceiver chips This capability allows the addition
of transceivers for simple buffering of the multi-
plexed address data bus
Clock Generator
The 80C186EC provides an on-chip clock generator
for both internal and external clock generation The
clock generator features a crystal oscillator a divide-
by-two counter and three low-power operating
modes
The oscillator circuit is designed to be used with ei-
ther a parallel resonant fundamental or third-over-
tone mode crystal network Alternatively the oscilla-
tor circuit may be driven from an external clock
source Figure 2 shows the various operating modes
of the oscillator circuit
The crystal or clock frequency chosen must be twice
the required processor operating frequency due to
the internal divide-by-two counter This counter is
used to drive all internal phase clocks and the exter-
nal CLKOUT signal CLKOUT is a 50% duty cycle
processor clock and can be used to drive other sys-
tem components All AC timings are referenced to
CLKOUT
The following parameters are recommended when
choosing a crystal
Temperature Range
Application Specific
ESR (Equivalent Series Res )
40X max
C0 (Shunt Capacitance of Crystal)
7 0 pF max
CL (Load Capacitance)
Drive Level
20 pF g2 pF
1 mW (max)

4페이지










80L188EC16 전자부품, 판매, 대치품
80C186EC 188EC 80L186EC 188EC
Programmable Interrupt Controllers
The 80C186EC utilizes two 8259A compatible Pro-
grammable Interrupt Controllers (PIC) to manage
both internal and external interrupts The 8259A
modules are configured in a master slave arrange-
ment
Seven of the external interrupt pins INT0 through
INT6 are connected to the master 8259A module
The eighth external interrupt pin INT7 is connected
to the slave 8259A module
There are a total of 11 internal interrupt sources
from the integrated peripherals 4 Serial 4 DMA and
3 Timer Counter
Timer Counter Unit
The 80C186EC Timer Counter Unit (TCU) provides
three 16-bit programmable timers Two of these are
highly flexible and are connected to external pins for
external control or clocking The third timer is not
connected to any external pins and can only be
clocked internally However it can be used to clock
the other two timer channels The TCU can be used
to count external events time external events gen-
erate non-repetitive waveforms or generate timed in-
terrupts
Serial Communications Unit
The 80C186EC Serial Communications Unit (SCU)
contains two independent channels Each channel is
identical in operation except that only channel 0 is
directly supported by the integrated interrupt control-
ler (the channel 1 interrupts are routed to external
interrupt pins) Each channel has its own baud rate
generator and can be internally or externally clocked
up to one half the processor operating frequency
Both serial channels can request service from the
DMA unit thus providing block reception and trans-
mission without CPU intervention
Independent baud rate generators are provided for
each of the serial channels For the asynchronous
modes the generator supplies an 8x baud clock to
both the receive and transmit shifting register logic
A 1x baud clock is provided in the synchronous
mode
DMA Unit
The four channel Direct Memory Access (DMA) Unit
is comprised of two modules with two channels
each All four channels are identical in operation
DMA transfers can take place from memory to mem-
ory I O to memory memory to I O or I O to I O
DMA requests can be external (on the DRQ pins)
internal (from Timer 2 or a serial channel) or soft-
ware initiated
The DMA Unit transfers data as bytes only Each
data transfer requires at least two bus cycles one to
fetch data and one to deposit The minimum clock
count for each transfer is 8 but this will vary depend-
ing on synchronization and wait states
Chip-Select Unit
The 80C186EC Chip-Select Unit (CSU) integrates
logic which provides up to ten programmable chip-
selects to access both memories and peripherals In
addition each chip-select can be programmed to
automatically insert additional clocks (wait states)
into the current bus cycle and or automatically ter-
minate a bus cycle independent of the condition of
the READY input pin
I O Port Unit
The I O Port Unit on the 80C186EC supports two
8-bit channels and one 6-bit channel of input output
or input output operation Port 1 is multiplexed with
the chip select pins and is output only Port 2 is mul-
tiplexed with the pins for serial channels 1 and 2 All
Port 2 pins are input output Port 3 has a total of 6
pins four that are multiplexed with DMA and serial
port interrupts and two that are non-multiplexed
open drain I O
Refresh Control Unit
The Refresh Control Unit (RCU) automatically gen-
erates a periodic memory read bus cycle to keep
dynamic or pseudo-static memory refreshed A 9-bit
counter controls the number of clocks between re-
fresh requests
A 12-bit address generator is maintained by the RCU
and is presented on the A12 1 address lines during
the refresh bus cycle Address bits A19 13 are pro-
grammable to allow the refresh address block to be
located on any 8 Kbyte boundary
Watchdog Timer Unit
The Watchdog Timer Unit (WDT) allows for graceful
recovery from unexpected hardware and software
upsets The WDT consists of a 32-bit counter that
decrements every clock cycle If the counter reach-
es zero before being reset the WDTOUT pin is
7

7페이지


구       성 총 30 페이지수
다운로드[ 80L188EC16.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
80L188EC13

16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

Intel Corporation
Intel Corporation
80L188EC16

16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

Intel Corporation
Intel Corporation

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵