Datasheet.kr   

1417K5A 데이터시트 PDF




Agere Systems에서 제조한 전자 부품 1417K5A은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 1417K5A 자료 제공

부품번호 1417K5A 기능
기능 NetLight 1417K5A 2.5 Gbits/s 1300 nm Laser Transceiver with Clock and Data Recovery
제조업체 Agere Systems
로고 Agere Systems 로고


1417K5A 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 14 페이지수

미리보기를 사용할 수 없습니다

1417K5A 데이터시트, 핀배열, 회로
Data Sheet
August 2001
NetLight ® 1417K5A 2.5 Gbits/s
1300 nm Laser Transceiver with Clock and Data Recovery
Applications
s SONET SR OC-48, SDH I-16 applications
s High-speed, optical data interface for shelf-to-shelf
interconnect
Available in a small form factor, RJ-45 size, plastic package,
the 1417K5A Transceiver is a high-performance, cost-effec-
tive, optical transceiver for SONET/SDH applications.
Features
s Small form factor, RJ-45 size, 20-pin package
s LC duplex receptacle
s Uncooled 1300 nm laser transmitter with automatic
output power control
s Transmitter disable input
s Wide dynamic range receiver with InGaAs PIN
photodetector
s Recovered clock outputs
s TTL signal-detect output
s Low power dissipation
s Single 3.3 V power supply
s LVPECL/CML compatible data inputs and CML
compatible data outputs
s Operating temperature range: 0 °C to
70 °C
s Agere Systems Inc. Reliability and Qualification
Program for built-in quality and reliability
Description
The 1417K5A transceiver is a high-speed, cost-effec-
tive optical transceiver intended for 2.488 Gbits/s
shelf-to-shelf optical interconnect applications as well
as SONET SR OC-48 and SDH I-16. The transceiver
features proven Agere Systems optics and is pack-
aged in a narrow-width plastic housing with an LC
duplex receptacle. The receptacle fits into an RJ-45
form factor outline. The 20-pin package pinout con-
forms to a multisource transceiver agreement.
The transmitter features the ability to interface to both
LVPECL and CML differential logic level data inputs.
The transmitter also features a TTL logic level disable
input and laser bias and back-facet monitor outputs.
The receiver features differential CML logic level data
and clock outputs, a TTL logic level signal-detect out-
put and direct access to the PIN photodetector bias
input for photocurrent monitoring purposes.




1417K5A pdf, 반도체, 판매, 대치품
NetLight 1417K5A 2.5 Gbits/s
1300 nm Laser Transceiver with Clock and Data Recovery
Data Sheet
August 2001
Electrostatic Discharge
Caution: This device is susceptible to damage as
a result of electrostatic discharge (ESD).
Take proper precautions during both
handling and testing. Follow EIA ® Stan-
dard EIA-625.
Although protection circuitry is designed into the
device, take proper precautions to avoid exposure to
ESD.
Agere Systems employs a human-body model (HBM)
for ESD susceptibility testing and protection-design
evaluation. ESD voltage thresholds are dependent on
the critical parameters used to define the model. A
standard HBM (resistance = 1.5 k, capacitance =
100 pF) is widely used and, therefore, can be used for
comparison purposes. The HBM ESD threshold
established for the 1417K5A transceiver is ±1000 V.
Application Information
The 1417 receiver section is a highly sensitive fiber-
optic receiver. Although the data outputs are digital
logic levels (CML), the device should be thought of as
an analog component. When laying out system appli-
cation boards, the 1417 transceiver should receive the
same type of consideration typically given to a sensitive
analog component.
Printed-Wiring Board Layout Consider-
ations
A fiber-optic receiver employs a very high gain, wide-
bandwidth transimpedance amplifier. This amplifier
detects and amplifies signals that are only tens of nA in
amplitude when the receiver is operating near its sensi-
tivity limit. Any unwanted signal currents that couple
into the receiver circuitry cause a decrease in the
receiver's sensitivity and can also degrade the perfor-
mance of the receiver's signal detect (SD) circuit. To
minimize the coupling of unwanted noise into the
receiver, careful attention must be given to the printed-
wiring board.
At a minimum, a double-sided printed-wiring board
(PWB) with a large component-side ground plane
beneath the transceiver must be used. In applications
that include many other high-speed devices, a multi-
layer PWB is highly recommended. This permits the
placement of power and ground on separate layers,
which allows them to be isolated from the signal lines.
Multilayer construction also permits the routing of sen-
sitive signal traces away from high-level, high-speed
signal lines. To minimize the possibility of coupling
noise into the receiver section, high-level, high-speed
signals such as transmitter inputs and clock lines
should be routed as far away as possible from the
receiver pins.
Noise that couples into the receiver through the power
supply pins can also degrade performance. It is
recommended that a pi filter, shown in Figure 4, be
used for both the transmitter and receiver power
supplies.
Data, Clock, and Signal Detect Outputs
Due to the high switching speeds of CML outputs,
transmission line design must be used to interconnect
components. To ensure optimum signal fidelity, both
data outputs should be terminated identically. The sig-
nal lines connecting the data outputs to the next device
should be equal in length and have matched imped-
ances. Controlled impedance stripline or microstrip
construction must be used to preserve the quality of
the signal into the next component and to minimize
reflections back into the receiver, which could degrade
its performance. Excessive ringing due to reflections
caused by improperly terminated signal lines makes it
difficult for the component receiving these signals to
decipher the proper logic levels and can cause transi-
tions to occur where none was intended. Also, by mini-
mizing high-frequency ringing, possible EMI problems
can be avoided.
The signal-detect output is positive LVTTL logic. A logic
low at this output indicates that the optical signal into
the receiver has been interrupted or that the light level
has fallen below the minimum signal-detect threshold.
This output should not be used as an error rate indica-
tor, since its switching threshold is determined only by
the magnitude of the incoming optical signal.
VOH
D A T A /C L O C K
VOL
VOH
D A T A /C L O C K
VOL
SINGLE ENDED
D IF F E R E N T IA L
1-1089F.a
Figure 2. Data Input/Output Logic Level Definitions
4 Agere Systems Inc.

4페이지










1417K5A 전자부품, 판매, 대치품
Data Sheet
August 2001
NetLight 1417K5A 2.5 Gbits/s
1300 nm Laser Transceiver with Clock and Data Recovery
Transceiver Optical and Electrical Characteristics (continued)
17 18 19 20
BMON–
BMON+
PMON–
PMON+
15 k
15 k
10
15 k
15 k
TRANSMITTER
DRIVER
200
VEET
NIC
TD–
TD+
TDIS
12
16
15
14
13
SFF TRANSCEIVER
VCCT 11
VCCR 7
VPD
RECEIVER
POST-
AMPLIFIER
RD+
RD–
CLK+
CLK–
SD
1
10
9
5
4
8
L2
C4 C5
L1
VCC
C2 C3
C1
L1 = L2 = 1 µH—4.7 µH*
C1 = C2 = 10 nF
C3 = 4.7 µF—10 µF
C4 = C5 = 4.7 µF—10 µF
VEER 2, 3, 6
* Ferrite beads can be used as an option.
† For all capacitors, MLC caps are recommended
Figure 4. Power Supply Filtering of SFF Transceiver
1-968(F).f
Agere Systems Inc.
7

7페이지


구       성 총 14 페이지수
다운로드[ 1417K5A.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
1417K5A

NetLight 1417K5A 2.5 Gbits/s 1300 nm Laser Transceiver with Clock and Data Recovery

Agere Systems
Agere Systems
1417K5A

NetLight 1417K5A 2.5 Gbits/s 1300 nm Laser Transceiver with Clock and Data Recovery

Agere Systems
Agere Systems

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵