Datasheet.kr   

UCN5895 데이터시트 PDF




Allegro에서 제조한 전자 부품 UCN5895은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 UCN5895 자료 제공

부품번호 UCN5895 기능
기능 BiMOS II 8-BIT SERIAL INPUT / LATCHED SOURCE DRIVERS
제조업체 Allegro
로고 Allegro 로고


UCN5895 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 8 페이지수

미리보기를 사용할 수 없습니다

UCN5895 데이터시트, 핀배열, 회로
5895
8-BIT SERIAL-INPUT,
LATCHED DRIVERS
5895
UCN5895A
GROUND 1
CLOCK 2 CLK
SERIAL 3
DATA IN
SHIFT
REGISTER
STROBE 4 ST LATCHES
16
VDD 15
OE 14
VBB 13
SERIAL
DATA OUT
LOGIC
SUPPLY
OUTPUT
ENABLE
LOAD
SUPPLY
OUT1 5
12 OUT 8
OUT 2 6
11 OUT7
OUT3 7
10 OUT6
OUT 4 8
9 OUT5
Dwg. PP-026-2A
Note the UCN5895A (DIP) and the A5895SLW
(SOIC) are electrically identical and share a common
terminal number assignment.
ABSOLUTE MAXIMUM RATINGS
at TA = +25°C
Output Voltage, VOUT . . . . . . . . . . . . . . 50 V
Logic Supply Voltage Range,
VDD . . . . . . . . . . . . . . . . . . 4.5 V to 12 V
Driver Supply Voltage Range,
VBB . . . . . . . . . . . . . . . . . . 5.0 V to 50 V
Input Voltage Range,
VIN . . . . . . . . . . . -0.3 V to VDD + 0.3 V
Continuous Output Current,
IOUT . . . . . . . . . . . . . . . . . . . . . -250 mA
Allowable Package Power Dissipation,
PD . . . . . . . . . . . . . . . . . . . . See Graph
Operating Temperature Range,
TA . . . . . . . . . . . . . . . . . -20°C to +85°C
Storage Temperature Range,
TS . . . . . . . . . . . . . . . . -55°C to +150°C
Caution: CMOS devices have input-static
protection, but are susceptible to damage when
exposed to extremely high static electrical
charges.
BiMOS II 8-BIT SERIAL INPUT,
LATCHED SOURCE DRIVERS
The UCN5895A, UCN5895EP, and A5895SLW BiMOS II serial-
input, latched source drivers are designed for applications emphasiz-
ing low output saturation voltages and currents to -250 mA per output.
These smart high-side octal, driver ICs merge an 8-bit CMOS shift
register, associated CMOS latches, and CMOS control logic (strobe
and output enable) with medium current emitter-follower (sourcing)
outputs. Typical applications include incandescent or LED displays
(both directly driven and multiplexed), non-impact (i.e., thermal)
printers, relays, and solenoids.
Each device is suitable for high-side applications to -250 mA per
channel. The maximum supply voltage is 50 V and a minimum output
sustaining voltage rating of 35 V for inductive load applications. Under
normal operating conditions, the UCN5895A and UCN5895EP are
capable of providing -120 mA (8 outputs continuous and simultaneous)
at +65°C with a logic supply of 5 V. Similar devices, with higher output
current ratings, are the UCN5890A and UCN5891A.
BiMOS II devices can operate at greatly improved data-input rates.
With a 5 V supply, they will typically operate at better than 5 MHz.
At 12 V, significantly higher speeds are obtained.
The CMOS inputs provide for minimum loading and are compatible
with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits
may require the use of appropriate pull-up resistors to ensure a proper
input-logic high. A CMOS serial data output allows cascading these
devices in multiple drive-line applications required by many dot matrix,
alphanumeric, and bar graph displays.
These devices are rated for continuous operation over the tem-
perature range of -20°C to +85°C. Because of limitations on package
power dissipation, the simultaneous operation of all output drivers may
require a reduction in duty cycle. The UCN5895A is supplied in a
standard 16-pin dual in-line plastic package with a copper lead frame
for increased allowable package power dissipation. The UCN5895EP
is supplied in a 20-lead plastic leaded chip carrier for minimum area,
surface-mount applications. The A5895SLW is supplied in a 16-lead
wide-body plastic SOIC.
FEATURES
s Low Output-Saturation Voltage
s Source Outputs to 50 V
s Output Current to -250 mA
s To 3.3 MHz Data-lnput Rate
s Low-Power CMOS Logic & Latches
Always order by complete part number, e.g., UCN5895A .




UCN5895 pdf, 반도체, 판매, 대치품
5895
8-BIT SERIAL-INPUT,
LATCHED DRIVERS
CLOCK
DATA IN
STROBE
AD
B
E
C
F
BLANKING
OUTN
G
Dwg. No. A-12,649A
TIMING CONDITIONS
(VDD = 5.0 V, Logic Levels are VDD and Ground)
A. Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) ................................................................. 75 ns
B. Minimum Data Active Time After Clock Pulse
(Data Hold Time) ..................................................................... 75 ns
C. Minimum Data Pulse Width ........................................................ 150 ns
D. Minimum Clock Pulse Width ...................................................... 150 ns
E. Minimum Time Between Clock Activation and Strobe ............... 300 ns
F. Minimum Strobe Pulse Width ..................................................... 100 ns
G. Typical Time Between Strobe Activation and
Output Transition .................................................................... 1.0 µs
Serial Data present at the input is transferred to the shift register
on the logic “0” to logic “1” transition of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data information towards
the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the
input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective
latch when the STROBE is high (serial-to-parallel conversion). The
latches will continue to accept new data as long as the STROBE is
held high. Applications where the latches are bypassed (STROBE tied
high) will require that the OUTPUT ENABLE input be high during serial
data entry.
When the OUTPUT ENABLE input is high, all of the output buffers
are disabled (OFF) without affecting the information stored in the
latches or shift register. With the OUTPUT ENABLE input low, the
outputs are controlled by the state of their respective latches.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

4페이지










UCN5895 전자부품, 판매, 대치품
5895
8-BIT SERIAL-INPUT,
LATCHED DRIVERS
0.021
0.013
0.169
0.141
0.050
0.169 BSC
0.141
UCN5895EP
Dimensions in Inches
(controlling dimensions)
13
0.395
0.385
14
0.032
0.026
0.356
0.350
18
9
8
INDEX AREA
4
0.533
0.331
4.29
3.58
1.27
BSC
4.29
3.58
0.020
MIN
0.180
0.165
19 20 1 2 3
0.356
0.350
0.395
0.385
Dwg. MA-005-20A in
Dimensions in Millimeters
(for reference only)
13
9
10.03
9.78
14
0.812
0.661
9.042
8.890
18
8
INDEX AREA
4
19 20 1 2 3
0.51
MIN
4.57
4.20
9.042
8.890
10.03
9.78
NOTES: 1. Lead spacing tolerance is non-cumulative.
2. Exact body and lead configuration at vendor’s option within limits shown.
Dwg. MA-005-20A mm

7페이지


구       성 총 8 페이지수
다운로드[ UCN5895.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
UCN5890

(UCN5891) BIMOS II 8-BIT SERIAL-INPUT / LATCHED SOURCE DRIVERS

Allegro
Allegro
UCN5895

BiMOS II 8-BIT SERIAL INPUT / LATCHED SOURCE DRIVERS

Allegro
Allegro

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵