|
|
PDF B9946 Data sheet ( Hoja de datos )
| Número de pieza | B9946 | |
| Descripción | 3.3V 160-MHz 1:10 Clock Distribution Buffer | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de B9946 (archivo pdf) en la parte inferior de esta página. Total 5 Páginas | ||
|
No Preview Available !
B9946
3.3V, 160-MHz, 1:10 Clock Distribution Buffer
Product Features
• 160-MHz Clock Support
• LVCMOS/LVTTL Compatible Inputs
• 10 Clock Outputs: Drive up to 20 Clock Lines
• 1X or 1/2X Configurable Outputs
• Output Three-state Control
• 250 ps Maximum Output-to-Output Skew
• Pin Compatible with MPC946
• Industrial Temp. Range: –40°C to +85°C
• 32-Pin TQFP Package
Block Diagram
Description
The B9946 is a low-voltage clock distribution buffer with the
capability to select one of two LVCMOS/LVTTL compatible in-
put clocks. These clock sources can be used to provide for test
clocks as well as the primary system clocks. All other control
inputs are LVCMOS/LVTTL compatible. The 10 outputs are
3.3V LVCMOS or LVTTL compatible and can drive two series
terminated 50Ω transmission lines. With this capability the
B9946 has an effective fanout of 1:20.
The B9946 is capable of generating 1X and 1/2X signals from
a 1X source. These signals are generated and retimed inter-
nally to ensure minimal skew between the 1X and 1/2X sig-
nals. SEL(A:C) inputs allow flexibility in selecting the ratio of
1X to1/2X outputs.
The B9946 outputs can also be three-stated via MR/OE# in-
put. When MR/OE# is set HIGH, it resets the internal flip-flops
and three-states the outputs.
Pin Configuration
TCLK_SEL
TCLK0
TCLK1
0
1
DSELA
DSELB
DSELC
/1
/2
R
0
1
0
1
0
1
3 QA0:2
3 QB0:2
4
QC0:3
TCLK_SEL
VDD
TCLK0
TCLK1
DSELA
DSELB
DSELC
VSS
1
2
3
4
5
6
7
8
B9946
24 VSS
23 QB0
22 VDDC
21 QB1
20 VSS
19 QB2
18 VDDC
17 VDDC
MR/OE#
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-07077 Rev. *C
Revised December 22, 2002
1 page  
B9946
Document Title: B9946 3.3V, 160-MHz, 1:10 Clock Distribution Buffer
Document Number: 38-07077
REV.
ECN NO.
Issue
Date
Orig. of
Change
Description of Change
**
107113 06/06/01
IKA Convert from IMI to Cypress
*A
108057 07/03/01
NDP Changed Commercial to Industrial (See page 4)
*B 109803 01/31/02 DSG Convert from Word to Frame
*C
122762 12/22/02
RBI Add power up requirements to maximum ratings information
Document #: 38-07077 Rev. *C
Page 5 of 5
5 Page | ||
| Páginas | Total 5 Páginas | |
| PDF Descargar | [ Datasheet B9946.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| B9940L | 1:18 Clock Distribution Buffer | Cypress Semiconductor |
| B9946 | 3.3V 160-MHz 1:10 Clock Distribution Buffer | Cypress Semiconductor |
| B9947 | 1:9 Clock Distribution Buffer | Cypress Semiconductor |
| B9948 | 1:12 Clock Distribution Buffer | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |