Datasheet.kr   

DM74LS374 데이터시트 PDF




Fairchild Semiconductor에서 제조한 전자 부품 DM74LS374은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 DM74LS374 자료 제공

부품번호 DM74LS374 기능
기능 (DM74LS373 / DM74LS374) 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
제조업체 Fairchild Semiconductor
로고 Fairchild Semiconductor 로고


DM74LS374 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 8 페이지수

미리보기를 사용할 수 없습니다

DM74LS374 데이터시트, 핀배열, 회로
April 1986
Revised March 2000
DM74LS373 • DM74LS374
3-STATE Octal D-Type Transparent Latches
and Edge-Triggered Flip-Flops
General Description
These 8-bit registers feature totem-pole 3-STATE outputs
designed specifically for driving highly-capacitive or rela-
tively low-impedance loads. The high-impedance state and
increased high-logic level drive provide these registers with
the capability of being connected directly to and driving the
bus lines in a bus-organized system without need for inter-
face or pull-up components. They are particularly attractive
for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
The eight latches of the DM74LS373 are transparent D-
type latches meaning that while the enable (G) is HIGH the
Q outputs will follow the data (D) inputs. When the enable
is taken LOW the output will be latched at the level of the
data that was set up.
The eight flip-flops of the DM74LS374 are edge-triggered
D-type flip flops. On the positive transition of the clock, the
Q outputs will be set to the logic states that were set up at
the D inputs.
A buffered output control input can be used to place the
eight outputs in either a normal logic state (HIGH or LOW
logic levels) or a high-impedance state. In the high-imped-
ance state the outputs neither load nor drive the bus lines
significantly.
The output control does not affect the internal operation of
the latches or flip-flops. That is, the old data can be
retained or new data can be entered even while the outputs
are OFF.
Features
s Choice of 8 latches or 8 D-type flip-flops in a single
package
s 3-STATE bus-driving outputs
s Full parallel-access for loading
s Buffered control inputs
s P-N-P inputs reduce D-C loading on data lines
Ordering Code:
Order Number Package Number
Package Description
DM74LS373WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS373SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS373N
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74LS374WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74LS374SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
IDM29901NC
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 2000 Fairchild Semiconductor Corporation DS006431
www.fairchildsemi.com




DM74LS374 pdf, 반도체, 판매, 대치품
DM74LS373 Switching Characteristics
at VCC = 5V and TA = 25°C
Symbol
Parameter
tPLH Propagation Delay Time
LOW-to-HIGH Level Output
tPHL Propagation Delay Time
HIGH-to-LOW Level Output
tPLH Propagation Delay Time
LOW-to-HIGH Level Output
tPHL Propagation Delay Time
HIGH-to-LOW Level Output
tPZH Output Enable Time
to HIGH Level Output
tPZL Output Enable Time
to LOW Level Output
tPHZ
Output Disable Time
from HIGH Level Output (Note 6)
tPLZ Output Disable Time
from LOW Level Output (Note 6)
Note 6: CL = 5 pF.
From (Input)
To (Output)
Data to Q
Data to Q
Enable to Q
Enable to Q
Output Control to Any Q
Output Control to Any Q
Output Control to Any Q
Output Control to Any Q
RL = 667
CL = 45 pF
CL = 150 pF
Min Max Min Max
18 26
18 27
30 38
30 36
28 36
36 50
20
25
Units
ns
ns
ns
ns
ns
ns
ns
ns
DM74LS374 Recommended Operating Conditions
Symbol
Parameter
Min
VCC Supply Voltage
4.75
VIH HIGH Level Input Voltage
2
VIL LOW Level Input Voltage
IOH HIGH Level Output Current
IOL LOW Level Output Current
tW Pulse Width
Clock HIGH
15
(Note 8)
Clock LOW
15
tSU Data Setup Time (Note 7) (Note 8)
20
tH Data Hold Time (Note 7) (Note 8)
1
TA Free Air Operating Temperature
0
Note 7: The symbol () indicates the rising edge of the clock pulse is used for reference.
Note 8: TA = 25°C and VCC = 5V.
Nom
5
Max
5.25
0.8
2.6
24
70
Units
V
V
V
mA
mA
ns
ns
ns
°C
www.fairchildsemi.com
4

4페이지










DM74LS374 전자부품, 판매, 대치품
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D
7 www.fairchildsemi.com

7페이지


구       성 총 8 페이지수
다운로드[ DM74LS374.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
DM74LS373

(DM74LS373 / DM74LS374) TRI-STATEE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

National Semiconductor
National Semiconductor
DM74LS373

(DM74LS373 / DM74LS374) 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

Fairchild Semiconductor
Fairchild Semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵