|
|
PDF ZR36015 Data sheet ( Hoja de datos )
| Número de pieza | ZR36015 | |
| Descripción | RASTER TO BLOCK CONVERTER | |
| Fabricantes | ZORAN | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ZR36015 (archivo pdf) en la parte inferior de esta página. Total 27 Páginas | ||
|
No Preview Available !
PRELIMINARY
FEATURES
s Real Time Raster to/from Block Conversion
s 1/2 Decimation Processing in the Horizontal Direction
s 30 MHz Maximum Clock Rate
s Only Image in Preset Window is Converted
s Compatable with Zorans ZR36050 JPEG Coder and
ZR36011 Color Space Converter
ZR36015
RASTER TO BLOCK CONVERTER
s Supports 1:0:0,4:2:2,and 4:1:1 data formats
s 100-pin plastic quad flat package (PQFP)
s TTL level Input/Output
s Synchronous data and controls
s Low power consumption: 0.45W (Typ.)
s CMOS circuit operating with a single 5V power supply
APPLICATIONS
s Image processing
s Multi-media
s Scanners
s Image Storage
s Image Capture
DESCRIPTION
The ZR36015 performes raster to/from block conversion for
image compression and expansion applications, and it can be
connected directly to the ZR36050 JPEG coder and the
ZR36011 Color Space Converter.
An image compression system can be easily constructed using
the ZR36015 with the ZR35060 and ZR36011.
The ZR36015 uses a double buffered external SRAM Strip
Buffer to support raster to/from block conversion and block inter-
leave.
The maximum number of pixels that can be processed per line
is 8K. The maximum number of lines that can be prcessed per
image is 16K. These numbers vary according to the mode of
operation.
The ZR36015 supports 4:0:0, 4:1:1, and 4:2:2 data formats, and
one half decimation in horizontal direction during compression.
The maximum data transfer rate to the ZR36050 coder is 30
MHz.
[The ZR36015 is fabricated with an advanced low-power CMOS
technology, making it suitable for use in low-power, cost sensi-
tive applications. The device is availiable in a 100 pin , Plastic
Quad Flat Package (PQFP).]
Host Interface
SPH WR
RD ADD(1:0)
CBSY
PXDATA(15:0)
Pixel
Interface
HEN
VEN
WINDOW
BSY
CLKCSC
Internal Register Control
Raster/Block
Address
Generator
1/2
Decimation
Window
Control
Interface Logic
I/F
DSYNC
EOS
STOP
COE
BDATA(7:0)
Coder Interface
MWE
MOE
MADD(15:0)
Memory
Interface
MDATA(15:0)
RESET
SYSCLK
Pixel
Interface
8
PXDATA(15:0)
MWE
CBUSY
HEN
VEN
WINDOW
BSY
MOE
MADD(15:0)
16
16
MDATA(15:0)
CLKCSC
Host
Interface
System
Clock
System
Reset
SPH
RD
WR
2 ADD(1:0)
SYSCLK
RESET
8
BDATA(7:0)
COE
EOS
STOP
DSYNC
Memory
Interface
Coder
Interface
Figure 1. ZR36015 Block Diagram
Figure 2. ZR36015 Logical Pinout
ZORAN Corporation s 1705 Wyatt Drive s Santa Clara, CA 95054 s (408) 986-1314 s FAX (408) 986-1240
June 1993
This document was created with FrameMaker 4.0.4
1 page  
PRELIMINARY
ZR36015
s VHeight(12:0):Verticle height of the active image area. The
maximum setting for Height(12:0) is 8191. Setting
Height(12:0) to ‘0’ in encode mode, lets the Height of the
active image area be determined by the non-active point of
VEN.
Address Pointer Value
Window Setting Value
0 HDelay(7:0)
1 HDelay(12:8)1
2 HWidth(7:0)
3 HWidth(14:0)1
4 VDelay(7:0)
5 VDelay(12:8)1
6 VWidth(7:0)
7 VWidth(13:8)1
8 Number of Lines(7:0)
9 Number of Lines(13:8)1
1. Assigned to LSB’s of PIXDATA(7:0)
HEN
Enable Area
HDelay
Acitve Image
Area
HWidth
Figure 4. Active Image Area
Number of Lines Table:
The Number of Lines Table holds the number of lines processed
in encoding by the ZR36015.
Operating States
The ZR36015 has four Operating States; Reset, Idle, Compres-
sion and Expansion.
Reset State
While the RESET input is asserted, the ZR36015 is in the Reset
State. In this state the PXDATA and BDATA busses are high
impedance, and the DSYNC, STOP, EOS signals are high
impedance.
After a RESET, the ZR36015 will be in the IDLE state.
Idle State
After a Soft RESET, or after the RESET input signal has been
applied, or at the end of a compression or expansion process,
the ZR36015 will be in the IDLE state. In the IDLE state, no
active processing is taking place, and the PXDATA bus is high
impedance (the bus drivers for the Coder Interface are con-
trolled by the COE signal).
While in the IDLE state, the ZR36015 Configuration Register
Tables can be loaded with the values to select the desired active
image area. Also, the Mode Register is loaded with the desired
Mode of operation, and the number of lines table can be read
To leave the IDLE state and enter one of the processing states
(compression or expansion), the GO bit in the Mode registe is
set.
Compression
When the GO bit is set to “1”, and the EDC bit equals “1”, then
the ZR36015 enters the Compression State.
Setting the GO bit results in the BSY bit in the mode register
being set.
Once the GO bit is set, then on the falling edge of the Verticle
Sync Signal (VEN), the BSY output signal will be set. The BSY
bit (and output signal) will stay set until the end of the Compres-
sion process. The hardware can monitor the BSY signal, to
determine when the Compression process has completed. Note
that the GO bit must be set at least three SYSCLK cycles before
the VEN goes from High to Low (see figure ???).
Following the above, the ZR36015 monitors the VEN input to
detect the transiton of VEN from low to high. This indicates the
beginning of the image to be processed The next VDelay lines
of data are ignored in order to reach the “active image area”.
Then the next VWidth lines of data are processed.
The HEN input synchronizes the line by line transfers of data into
the ZR36015. On the rise of HEN, the next HDelay pixels are
ignored in order to reach the “active image area”. Then the next
HWidth pixels are procesed.
5
5 Page 
PRELIMINARY
ZR36015
CODER BUSY SIGNAL (CBSY)
Before changing over from the A/B face to the A’/B’ face of from the A’/B’ face to the A/B face the CBSY signal must not be active.
The CBSY signal is active under the following conditions.
1. In compression, when all of the pixel data for the active window have been written to the Strip Memory, then CBSY will be asserted
if the Coder has not yet read out all data from the other side of the Strip Memory Buffer.
2. In expansion, when all of the pixel data for the current frame has been read out of one face of the double buffered Strip Memory,
and the Coder has not yot filled the other side of the buffer with data for the next frame.
In either Compression or Expansion, if CBSY is set, then the first HEN signal (for the next strip) should not be asserter until the CBSY
signal becomes inactive.
Factors which can alleviate system problems which are caused by CBSY, are the use of decimation and/or the reduction of the “active
image area”.
CONDITIONS FOR CBSY IN ENCODING MODE
The following sections describe the CBSY signal in relation to the timing for loading and unloading the strip memory. Examples are
given for the encoding and for the decoding modes.
The Strip Memory is double buffered, with one buffer being represented by the A,B memories, and the othre buffer represented by
the A’,B’ memories (see figure TBD). For the purpose of the following discussions, we assume that we start loading to the AB side of
the Strip Buffer, and then load the A’B’ side of the strip buffer (see references to AB,A’B’ in figures TBD-TBD).
Encoding Examples of CBSY Timing
Example #1 : No CBSY
Figure 12 shows an example in encoding mode, where the CBSY is not issues.
Referring to Figure 12, following sequence of events occur...
1. HEN goes HIGH, (indicating the start of the last line of a strip. The ZR36015 begins to count HDelay in order to ingnore the first
HDelay pixels of the line.
2. DSYNC active indicates that data for Strip Buffer AB (previously loaded) is being unloaded to the Coder Bus.
3. The ZR36015 finishes counting HDelay; data for Strip Buffer A’B’ continues to be loaded from the Pixel bus.
4. Readout of data from the A’B’ side of the strip buffer is complete. The ZR36015 checks to make sure that the AB side of the Strip
Buffer is full before switching sides to begin reading data from the AB side to the Code Buffer. In Example 1, The first DSYNC for
the next strip is not issues immediately because the A’B’ side of the Strip Buffer is still being loaded.
5. The writing of a strip to the A’B’ side of the Strip Buffer is complete. At this time the Coder side switches, and data from the A’B’
side of the strip buffer starts to be read out to the Coder interface, as indicated by the active DSYNC signal.
In Example 1, no CBSY was generated because when the strip being loaded into the A’B’ side of the Strip Buffer was completed, the
AB side of the code buffer was already empty and the Pixel Side was able to switch to the AB side immediately in order to begin
writing the next strip.
We assummed in Example 1 that STOP was not active, otherwise new DSYNCs would not be issued (i.e. the ZR36015 would not
write data to the ZR36050 Codec) until the STOP signal became inactive.
11
11 Page | ||
| Páginas | Total 27 Páginas | |
| PDF Descargar | [ Datasheet ZR36015.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ZR36015 | RASTER TO BLOCK CONVERTER | ZORAN |
| ZR36016 | INTEGRATED COLOR SPACE / RASTER-TO-BLOCK CONVERTER |  Zoran |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |