Datasheet.kr   

NHI-15991RT 데이터시트 PDF




National Hybrid에서 제조한 전자 부품 NHI-15991RT은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 NHI-15991RT 자료 제공

부품번호 NHI-15991RT 기능
기능 (NHI Series) Multi-Protocol Data Bus Interface
제조업체 National Hybrid
로고 National Hybrid 로고


NHI-15991RT 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 54 페이지수

미리보기를 사용할 수 없습니다

NHI-15991RT 데이터시트, 핀배열, 회로
www.DaNtaMSAhueNTlettiH4I-UPOi-.crRRo.oNmDTetUomAascEoeoxtLtralpe'sDaSHTnaMhetdYaareenmBdBueiunaRMtsla4elIIsUnmDteo.,crrfyIoancmec.Version 2000.11.29
w November 2000
ww mThe information provided in this document is believed to be accurate; however, no responsibility is assumed by NATIONAL
oHYBRID, INC. for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications
.care subject to change without notice.
t4U2200 Smithtown Avenue, Ronkonkoma, NY 11779
eeTelephone (631) 981- 2400 Data Bus Fax (631) 981- 2445
www.DataShWebsite http: //www.nationalhybrid.com




NHI-15991RT pdf, 반도체, 판매, 대치품
TABLE OF CONTENTS(continued)
11.0.2
11.0.3
11.0.4
11.0.5
11.0.6
11.0.7
11.0.8
11.0.9
11.0.10
11.1.0
11.1.1
11.1.2
11.1.3
11.1.4
12.0.0
12.0.1
12.1.0
12.1.1
12.1.2
12.1.3
12.1.4
12.1.5
13.0.0
14.0.0
HOST READ CYCLE . . . . .
HOST READ- MODIFY- WRITE CYCLE . .
RT HARDWARE INTERRUPT ACKNOWLEDGE CYCLE
I/O WRITE CYCLE . . . . .
I/O READ CYCLE . . . . .
COMMAND WRITE CYCLE . . . .
TERMINAL ADDRESS READ CYCLE . . .
SOFTWARE INTERRUPT ACKNOWLEDGE CYCLE .
TIMING DIAGRAM NOTES . . . .
TIMING PARAMETER TABLES . . .
HOST READ, WRITE; READ- MODIFY- WRITE TABLE
SOFTWARE INTERRUPT ACKNOWLEDGE
I/O READ and TERMINAL ADDRESS READ TABLE .
I/O WRITE and COMMAND WRITE TABLE .
.
RT HARDWARE INTERRUPT ACKNOWLEDGE TABLE
PIN FUNCTIONS
.
.
.
.
.
NHi-15191RT,192RT,984RT,985RT- QUAD FLAT PACK and
PGA .
.
GENERIC PACKAGE OUTLINE DRAWINGS .
.
QUAD FLAT PACK UNFORMED LEADS
.
.
QUAD FLAT PACK GULL WING LEADS
.
.
PIN GRID ARRAY . . . . .
MICRO QUAD FLAT PACK UNFORMED LEADS
.
MICRO QUAD FLAT PACK GULL WING LEADS
.
MATING TRANSFORMER REFERENCE
.
.
ORDERING INFORMATION . . . .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
41
42
42
43
43
44
44
45
45
46
46
46
46
47
48
48
49
49
49
50
51
51
52
53
-3-

4페이지










NHI-15991RT 전자부품, 판매, 대치품
3.2.0
BLOCK DIAGRAM
The NHi- RTs contains two +5 volt transceivers, an ASIC, and an SRAM. The ASIC performs all
multi protocol functions of a REMOTE TERMINAL. It controls accesses to the RAM such that it
appears to the host CPU 16bit wide dual port memory.
Since the NHi- RT appears to its host as RAM, no external logic is required when interfacing to
the device. It is simply connected to the CPU's address bus, Mil Bus, and control lines. There are
NO EPROMS required to illegalize commands. Illegalization is performed internal to the protocol
chip in the NHi- RT.The user sets up command illegalization when the NHi- RT is initialized. See
sections on Message Illegalization and Host Initialization.
BUS_A
BUS_A_L
TXINH_A
BUS_B
BUS_B_L
TXINH_B
TRANSCEIVER
CHANNEL A
TRANSCEIVER
CHANNEL B
PROTOCOL
REMOTE TERMINAL
CMDS
MDCDRST
PLSCMD
SSF_TF
H_DAT(15:0)
H_ADR(14:1)
HCS_L
HRD_L
HWRH_L
HWRL_L
DTACK_L
IRQ_L
INTACK_L
DSC_INTPO_L
INTPI_L
MRST_L
CLK
I/O_WR_L
I/O_RD_L
SRAM
I/O_ADR(2:1)
I/O_DAT(7:0)
NHi-RT EXPANDED MEMORY FUNCTIONAL BLOCK DIAGRAM
The NHi- RT can be interfaced to an 8 bit data bus by folding the upper and lower bytes on top of
each other and performing byte wide data transfers.
By default, the host has priority in accessing the I/ O bus. When the host requests access to a
device already in use by the protocol chip, the host *DTACK signal is delayed by the NHi- RT. If
either side (protocol chip or host) waits for access during the current cycle, it is automatically
granted priority for the next cycle. The host can retain priority for successive cycles accessing the
same address (this is required to guarantee the proper operation of host read- modify- write
instructions - see pin *HCS for details) by keeping *HCS low.
3.3.0
PROTOCOL CHIP DESCRIPTION
The protocol chip contains the following modules:
Host Bus Interface Unit
I/ O Bus Interface Unit
Interrupt Controller Unit
Dual Redundant Multi Protocol Front End
Message Processor Unit
(HBIU)
(IBIU)
(ICU)
(DRFE)
(MPU)
-6-

7페이지


구       성 총 54 페이지수
다운로드[ NHI-15991RT.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
NHI-15991RT

(NHI Series) Multi-Protocol Data Bus Interface

National Hybrid
National Hybrid

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵