AT49LD3200 Datasheet PDF - ATMEL Corporation
| Part Number | AT49LD3200 | |
| Description | 32M High Speed Synchronous Flash Memory | |
| Manufacturers | ATMEL Corporation | |
| Logo |  |
|
|
There is a preview and AT49LD3200 download ( pdf file ) link at the bottom of this page. Total 30 Pages | ||
Preview 1 page No Preview Available !
.comFeatures
U• 3.0V to 3.6V Read/Write
t4• Burst Read Performance
e– <100 MHz (RAS Latency = 2, CAS Latency = 6), 10 ns Cycle Time
etSAC = 7 ns
h– <75 MHz (RAS Latency = 2, CAS Latency = 5), 13 ns Cycle Time
StSAC = 8 ns
ta– <50 MHz (RAS Latency = 1, CAS Latency = 4), 20 ns Cycle Time
atSAC = 9 ns
• MRS Cycle with Address Key Programs
.D– RAS Latency (1 and 2)
w 32-megabit– CAS Latency (2 ~ 8)
w– Burst Length: 4, 8
(1M x 32 or– Burst Type: Sequential and Interleaved
w• Word Selectable Organization
2M xm16)– 16 (Word Mode)/x 32 (Double Word Mode)
• Sector Erase Architecture
Higoh-speed– Eight 256K Word or 128K Double Word (4-Mbit) Sectors
.Sc• Independent Asynchronous Boot Block
ynchronous– 8K x 16 Bits with Hardware Lockout
• Fast Program Time
– 3-volt, 100 µs per Word/Double Word Typical
U Flash Memory– 12-volt, 30 µs per Word/Double Word Typical
t4• Fast Sector Erase Time
– 2.5 Seconds at 3 Volts
– 1.6 Seconds at 12 Volts
e AT49LD3200• Low-power Operation
– ICC Read = 75 mA Typical
e AT49LD3200B• Input and Output Pin Continuity Test Mode Optimizes Off-board Programming
• Package:
h SFlash– 86-pin TSOP Type II with Off-center Parting Line (OCPL) for Improved Reliability
• LVTTL-compatible Inputs and Outputs
taSDescription
The AT49LD3200 or AT49LD3200B SFlash™ is a synchronous, high-bandwidth Flash
amemory fabricated with Atmel’s high-performance CMOS process technology and is
organized either as 2,097,152 x 16 bits (word mode) or as 1,048,576 x 32 bits (double
.Dword mode), depending on the polarity of the WORD pin (see Pin Function Descrip-
tion Table). Synchronous design allows precise cycle control. I/O transactions are
possible on every clock cycle. All operations are synchronized to the rising edge of the
wsystem clock. The range of operating frequencies, programmable burst length and
programmable latencies allow the same device to be useful for a variety of high-band-
wwidth, high-performance memory system applications.
mThe AT49LD3200B will automatically activate the Asynchronous Boot Block after
w opower-up, whereas with the AT49LD3200, the Asynchronous Boot Block can be acti-
.cvated through Mode Register Set.
UThe synchronous DRAM interface allows designers to maximize system performance
t4while eliminating the need to shadow slow asynchronous Flash memory into high-
espeed RAM.
eThe 32-megabit SFlash device is designed to sit on the synchronous memory bus and
www.DataShoperate alongside SDRAM.
™
Rev. 1940B–11/01
1
|
| |
 
AT49LD3200(B)
DC and AC Operating Range
Operating Temperature
(Case)
VCC, VCCQ Power Supply
Commercial
Industrial
AT49LD3200(B)-10
0°C - 70°C
-40°C - 85°C
3.0V to 3.6V
AT49LD3200(B)-13
0°C - 70°C
-40°C - 85°C
3.0V to 3.6V
AT49LD3200(B)-20
0°C - 70°C
-40°C - 85°C
3.0V to 3.6V
DC Characteristics
Symbol
Parameter
Condition
Min Max
ISB1 VCC Standby Current CMOS
ISB2 VCC Standby Current TTL
ISB3 VCC Active Standby Current
ICC VCC Active Current
IIL Input Leakage Current
CKE = 0, tCC = Min
CKE ≤=VIL (Max), tCC = Min
CS ≥ VIH (Min), tCC = Min
tCC = Min, All Outputs Open
0V ≤ VIN ≤ VDD + 0.3V
Pins not under test = 0V
20
20
50
150
-10 10
IOL
VIH
VIL
VOH
VOL
Notes:
Output Leakage Current (IOOUT
Disabled)
Input High Voltage, All Inputs
Input Low Voltage, All Inputs
(0V ≤ VOUT ≤ VDD Max)
All Outputs in High-Z
Note(1)
Note(2)
-10 10
2.0 VDD + 0.3
-0.3 0.8
Output High Voltage Level (Logic 1)
IOH = -2 mA
2.4
Output Low Voltage Level (Logic 0)
IOL = 2 mA
0.4
1. VIH (max) = 4.6V for pulse width <10 ns acceptable, pulse width measured at 50% of pulse amplitude.
2. VIL (min) = -1.5V for pulse width <10 ns acceptable, pulse width measured at 50% of pulse amplitude.
Units
mA
mA
mA
mA
µA
µA
V
V
V
V
AC Operating Test Conditions
TA = 0 to 70°C, VCC = 3.3V ± 0.3V, unless otherwise noted.
Parameter(1)
Value
Timing Reference Levels of Input/Output Signals
1.4V
Input Signal Levels
VIH/VIL = 2.4V/0.4V
Transition Time (Rise & Fall) of Input Signals
tr/tf = 1 ns/1 ns
Output Load
LVTTL
Note: 1. If CLK transition time is longer than 1 ns, timing parameters should be compensated. Add [(tr + tf)/2-1] ns for transition time
longer than 1 ns. Transition time is measured between VIL (max) and VIH (min).
1940B–11/01
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for AT49LD3200 electronic component. |
| Information | Total 30 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ AT49LD3200.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| AT49LD3200 | The function is 32M High Speed Synchronous Flash Memory. ATMEL Corporation | |
| AT49LD3200B | The function is 32M High Speed Synchronous Flash Memory. ATMEL Corporation | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
AT49
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||