DataSheet.es    


PDF LM4931 Data sheet ( Hoja de datos )

Número de pieza LM4931
Descripción Audio Subsystem with Mono High Efficiency Loudspeaker and Stereo Headphone Amplifiers
Fabricantes National Semiconductor 
Logotipo National Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de LM4931 (archivo pdf) en la parte inferior de esta página.


Total 47 Páginas

No Preview Available ! LM4931 Hoja de datos, Descripción, Manual

June 2004
LM4931
Audio Subsystem with Mono High Efficiency
Loudspeaker and Stereo Headphone Amplifiers
General Description
The LM4931 is an integrated audio subsystem that supports
voice and digital audio functions. The LM4931 includes a
high quality stereo DAC, voice band codec, a stereo head-
phone amplifier and a high-power high efficiency mono
speaker amplifier. It is primarily designed for demanding
applications in mobile phones and other portable devices.
The LM4931 features an I2S serial interface for full range
audio, a 16-bit PCM bi-directional serial interface for the
voice band codec and an I2C/SPI compatible interface for
control. The full range music path features an SNR of 86dB
with an 18-bit 48kHz input. The headphone amplifier delivers
at least 26mWRMS to a 32single-ended stereo load with
less than 1% distortion (THD+N) when AVDD = 3.3VDC. The
mono speaker amplifier delivers up to 570mWRMS into an 8
load with less than 1% distortion when AVDD = 3.3VDC.
The LM4931 employs advanced techniques to reduce power
consumption, to reduce controller overhead, and to eliminate
click and pop. Boomer audio power amplifiers were de-
signed specifically to provide high quality output power with
a minimal amount of external components. It is therefore
ideally suited for mobile phone and other low voltage appli-
cations where minimal power consumption, PCB area, and
cost are primary requirements.
Key Specifications
j PLS OUT at AVDD = 5V, 8
1% THD+N
1.1W (typ)
j PLS OUT at AVDD = 3.3V, 8
1% THD+N
570mW (typ)
j PH/P OUT at AVDD = 5V & AVDD = 3.3V, 32
1% THD+N
26mW (typ)
j Supply voltage range
DVDD
AVDD (Note 8)
j Shutdown current
2.7V to 4.0V
2.7V to 5.0V
1.1µA (typ)
j PSRR at 217Hz, AVDD = 3V
j SNR (Voice Codec)
62dB (typ)
75dB (typ)
j SNR (Audio DAC)
86dB (typ)
Features
n 18-bit 44.1kHz or 48kHz stereo DAC
n 16-bit 8kHz , 12kHz , 16kHz, or 24kHz voice-band
codec
n PLL for operation from common system clocks
n Either I2C or SPI compatible serial interface
n I2S digital audio data serial interface
n PCM voice audio data serial interface
n Differential analog microphone input
n 26mW/channel stereo headphone amplifier
n 570mW mono high efficiency BTL 8amplifier
n 32-step volume control for audio output amplifiers with
1.5dB step size.
n Unity-gain stable headphone amplifiers
n No snubber networks or bootstrap capacitors are
required by the headphone or hands-free amplifiers
n Adjustable digital side-tone attenuation
n 16-step volume control for microphone preamp with 2dB
step size
n Configurable GPIO/Status Port
n Available in the 42 bump micro-SMD package
Applications
n 2.5 and 3G Mobile Phones and Multimedia Terminals
n PDAs, Internet Appliances and Portable Gaming
n Portable DVD/CD/AAC/MP3 Players
n Digital Cameras and Toys
Boomer® is a registered trademark of National Semiconductor Corporation.
© 2004 National Semiconductor Corporation DS201009
www.national.com

1 page




LM4931 pdf
Absolute Maximum Ratings (Notes 1, 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Analog Supply Voltage
Digital Supply Voltage
Storage Temperature
Power Dissipation (Note 3)
ESD Susceptibility
Human Body Model (Note 4)
Machine Model (Note 5)
6.0V
6.0V
-65˚C to +150˚C
Internally Limited
2500V
200V
Junction Temperature
Thermal Resistance
θJA - TLA42YVA
Operating Ratings
Temperature Range
TMIN TA TMAX
Supply Voltage
DVDD (Note 8)
AVDD (Note 8)
150˚C
105˚C/W
−40˚C TA +85˚C
2.7V - 4.0V
2.7V - 5.0V
Electrical Characteristics DVDD = 3V, AVDD = 3V, RLHP = 32, RLHF = 8
(Notes 1, 2)
The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for TA = 25˚C.
Symbol
Parameter
Conditions
LM4931
Units
Typical Limits (Limits)
(Note 6) (Note 7)
Power
DISD
DIST
DIDD
Digital Shutdown Current
Digital Standby Current
Digital Power Supply Current
PLLIDD
AISD
AIST
PLL Quiescent Current
Analog Shutdown Current
Analog Standby Current
AIDD
Analog Power Supply Quiescent
Current
Loudspeaker Amplifier
VFS Full-Scale Output Voltage
Loudspeaker Amplifier)
THD+N
Total Harmonic Distortion + Noise
POLS
Loudspeaker Amplifier Output
Power
PSRR
Power Supply Rejection Ratio
(Loudspeaker Amplifier)
Signal-to-Noise Ratio of Voice
SNR (Voice)
Channel (Loudspeaker Amplifier)
Mode 0
fMLCK = 12MHz (Note 9)
No MCLK
Mode 1, fMCLK = 12MHz
fMLCK = 12MHz
Mode 2, 3, 4
Mode 5, 6, 7
Mode 8, 9, 10
fMCLK = 12MHz
Mode 0, No load
Mode 1, No load
No Load
Mode 2
Mode 3
Mode 4
Mode 5
Mode 6
Mode 7
Mode 8, 9, 10
8load, 0dB gain setting
fOUT = 1kHz, POUT = 200mW
THD = 1% (max), fOUT = 1kHz
CB = 1.0µF
VRIPPLE = 200mVP-P
fRIPPLE = 217Hz
Signal = VO at 0dBFS, f = 1kHz,
Noise = digital zero, A-weighted,
0dB gain setting (Note 10)
fMCLK = 12.288MHz, PLL disabled
400
1
400
1.3
2.8
3.2
2.8
0.1
100
7.8
5.3
8.6
8.4
6.0
9.2
10.1
500
2
1200
µA (max)
µA (max)
µA (max)
3.2 mA (max)
7 mA (max)
7.5 mA (max)
3.5 mA (max)
2.5 µA (max)
200 µA (max)
19 mA (max)
10 mA (max)
15 mA (max)
15 mA (max)
15 mA (max)
15 mA (max)
16 mA (max)
2.6 VP-P
0.4 %
470 350 mW (min)
54 dB
71 dB
5 www.national.com

5 Page





LM4931 arduino
Electrical Characteristics DVDD = 3.3V, AVDD = 5V, RLHP = 32, RLHF = 8
(Notes 1, 2) (Continued)
The following specifications apply for the circuit shown in Figure 1, unless otherwise specified. Limits apply for TA= 25˚C.
Symbol
Parameter
Conditions
LM4931
Units
Typical Limits (Limits)
(Note 6) (Note 7)
fIN Input Frequency on MCLK pin
SPI/I2C
fSPI
tSPISETD
tSPISETENB
tSPISETHOLDD
tSPIHOLDENB
tSPICL
tSPICH
tSPIT
tCLKI2C
tI2CHOLD
tI2CSET
PCM/I2S
fCLKPCM
Maximum SPI Frequency
SPI Data Setup Time
SPI ENB Setup Time
SPI Data Hold Time
SPI ENB Hold Time
SPI Clock Low Time
SPI Clock High Time
SPI Clock TransitionTime
I2C_CLK Frequency
I2C_DATA Hold Time
I2C_DATA Setup Time
PCM_CLK Frequency
PCM_CLK Duty Cycle
fCLKI2S
I2S_CLK Frequency
I2S_WS Duty Cycle
I2S_RES = 0
I2S_RES = 1
10 MHz (min)
12
20 MHz (max)
400 4000 kHz (max)
100 ns (min)
100 ns (min)
100 ns (min)
100 ns (min)
500 ns (min)
500 ns (min)
5 ns (min)
400 3400 kHz (max)
100 ns (min)
100 ns (min)
128 kHz
40 % (min)
50
60 % (max)
1536
3072
kHz
40 % (min)
50
60 % (max)
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which
guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit
is given, however, the typical value is a good indication of device performance.
Note 2: All voltages are measured with respect to the relevant GND pin unless otherwise specified. All grounds should be coupled as close as possible to the
device.
Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX ,θJA, and the ambient temperature, TA. The maximum
allowable power dissipation is PDMAX = (TJMAX – TA) / θJA or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4931, see power
derating currents for more information.
Note 4: Human body model: 100pF discharged through a 1.5kresistor.
Note 5: Machine model: 220pF - 240pF discharged through all pins.
Note 6: Typicals are measured at 25˚C and represent the parametric norm.
Note 7: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 8: Best operation is achieved by maintaining 3.0V AVDD 5.0 and 3.0V DVDD 3.6V and AVDD DVDD.
Note 9: Digital shutdown current is measured with system clock set for PLL output while the PLL is disabled.
Note 10: Disabling or bypassing the PLL will result in an improvement in noise measurements.
Note 11: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.
11 www.national.com

11 Page







PáginasTotal 47 Páginas
PDF Descargar[ Datasheet LM4931.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
LM4930Audio Subsystem with Stereo Headphone & Mono Speaker AmplifiersNational Semiconductor
National Semiconductor
LM4930LM4930 Audio Subsystem w/Stereo Headphone - Mono Speaker Amps (Rev. C)Texas Instruments
Texas Instruments
LM4930ITLAudio Subsystem with Stereo Headphone & Mono Speaker AmplifiersNational Semiconductor
National Semiconductor
LM4931Audio Subsystem with Mono High Efficiency Loudspeaker and Stereo Headphone AmplifiersNational Semiconductor
National Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar