|
|
PDF FT245R Data sheet ( Hoja de datos )
| Número de pieza | FT245R | |
| Descripción | USB FIFO IC | |
| Fabricantes | Future Technology Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de FT245R (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Document No.: FT_000052
FT245R USB FIFO IC Datasheet Version 2.13
Clearance No.: FTDI# 39
Future Technology
Devices International Ltd.
FT245R USB FIFO IC
The FT245R is a USB to parallel FIFO Device supplied pre-programmed with unique USB
interface with the following advanced
serial number.
features:
Supports bus powered, self powered and high-power
bus powered USB configurations.
Single chip USB to parallel FIFO bidirectional
data transfer interface.
Integrated +3.3V level converter for USB I/O.
Entire USB protocol handled on the chip. No
USB specific firmware programming required.
Integrated level converter on FIFO interface for
interfacing to external logic running at between
+1.8V and +5V.
Fully integrated 1024 bit EEPROM storing
device descriptors and FIFO I/O configuration.
True 5V/3.3V/2.8V/1.8V CMOS drive output and TTL
input.
Fully integrated USB termination resistors.
Configurable I/O pin output drive strength.
Fully integrated clock generation with no
external crystal required.
Integrated power-on-reset circuit.
Data transfer rates up to 1Mbyte / second.
Fully integrated AVCC supply filtering - no external
filtering required.
128 byte receive buffer and 256 byte transmit
buffer utilising buffer smoothing technology to
allow for high data throughput.
+3.3V (using external oscillator) to +5.25V (using
internal oscillator) Single Supply Operation.
FTDI’s royalty-free Virtual Com Port (VCP) and Low operating and USB suspend current.
Direct (D2XX) drivers eliminate the
requirement for USB driver development in
most cases.
Low USB bandwidth consumption.
UHCI/OHCI/EHCI host controller compatible.
Unique USB FTDIChip-ID™ feature.
USB 2.0 Full Speed compatible.
Configurable FIFO interface I/O pins.
Synchronous and asynchronous bit bang
interface options.
-40°C to 85°C extended operating temperature
range.
Available in compact Pb-free 28 Pin SSOP and QFN-
32 packages (both RoHS compliant).
Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced
in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are
supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology
Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your
statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in
which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary
information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by
the publication of this document. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park,
Glasgow G41 1HH United Kingdom. Scotland Registered Company Number: SC136640
Copyright © 2010 Future Technology Devices International Limited
1
1 page  
Document No.: FT_000052
FT245R USB FIFO IC Datasheet Version 2.13
Clearance No.: FTDI# 39
Table of Contents
1 Typical Applications ........................................................................ 2
1.1 Driver Support .................................................................................... 2
1.2 Part Numbers...................................................................................... 2
1.3 USB Compliant .................................................................................... 3
2 FT245R Block Diagram .................................................................... 4
3 Device Pin Out and Signal Description ............................................ 7
3.1 28-LD SSOP Package .......................................................................... 7
3.2 SSOP Package Pin Out Description...................................................... 7
3.3 QFN-32 Package ............................................................................... 10
3.4 QFN-32 Package Signal Description .................................................. 10
3.5 FT245R FIFO READ Timing Diagrams ................................................ 13
3.6 FT245R FIFO WRITE Timing Diagrams .............................................. 14
4 Function Description ..................................................................... 15
4.1 Key Features..................................................................................... 15
4.2 Functional Block Descriptions ........................................................... 16
5 Devices Characteristics and Ratings.............................................. 17
5.1 Absolute Maximum Ratings............................................................... 17
5.2 DC Characteristics............................................................................. 18
5.3 EEPROM Reliability Characteristics ................................................... 21
5.4 Internal Clock Characteristics........................................................... 21
5.5 Thermal Characteristics .................................................................... 22
6 USB Power Configurations ............................................................ 23
6.1 USB Bus Powered Configuration ...................................................... 23
6.2 Self Powered Configuration .............................................................. 24
6.3 USB Bus Powered with Power Switching Configuration .................... 25
6.4 USB Bus Powered with Selectable External Logic Supply .................. 26
7 Application Examples .................................................................... 27
7.1 USB to MCU FIFO Interface ............................................................... 27
7.2 Using the External Oscillator ............................................................ 28
8 Internal EEPROM Configuration .................................................... 29
9 Package Parameters ..................................................................... 30
9.1 SSOP-28 Package Dimensions .......................................................... 30
9.2 QFN-32 Package Dimensions ............................................................ 31
9.3 QFN-32 Package Typical Pad Layout ................................................. 32
9.4 QFN-32 Package Typical Solder Paste Diagram................................. 32
Copyright © 2010 Future Technology Devices International Limited
5
5 Page 
Pin No. Name
Type
Description
Document No.: FT_000052
FT245R USB FIFO IC Datasheet Version 2.13
Clearance No.: FTDI# 39
+1.8V to +5.25V supply for the FIFO Interface group pins (2, 3, 6,7,8,9,10 11, 21,
22, 30,31,32). In USB bus powered designs connect this pin to 3V3OUT to drive out
at +3.3V levels, or connect to VCC to drive out at +5V CMOS level. This pin can also
1
VCCIO PWR
be supplied with an external +1.8V to +2.8V supply in order to drive out at lower
levels. It should be noted that in this case this supply should originate from the
same source as the supply to VCC. This means that in bus powered designs a
regulator which is supplied by the +5V on the USB bus should be used.
4, 17,
20
GND
PWR
Device ground supply pins.
+3.3V output from integrated LDO regulator. This pin should be decoupled to
ground using a 100nF capacitor. The purpose of this output is to provide the
16 3V3OUT Output internal +3.3V supply to the USB transceiver cell and the internal 1.5kΩ pull up
resistor on USBDP. Up to 50mA can be drawn from this pin to power external logic if
required. This pin can also be used to supply the VCCIO pin.
19
VCC
PWR
+3.3V to +5.25V supply to the device core. (see Note 1).
24
AGND
PWR
Device analogue ground supply for internal clock multiplier.
Table 3.6 Power and Ground Group
Pin No. Name
Type
Description
5, 12,
13, 23,
25, 29
NC
NC No internal connection. Do not connect.
18 RESET# Input Active low reset. Can be used by an external device to reset the FT245R. If
not required can be left unconnected, or pulled up to VCC.
26
TEST
Input Puts the device into IC test mode. Must be tied to GND for normal
operation, otherwise the device will appear to fail.
27
OSCI
Input
Input 12MHz Oscillator Cell. Optional – Can be left unconnected for normal
operation. (see Note 2).
28
OSCO
Output Output from 12MHZ Oscillator Cell. Optional – Can be left unconnected for
normal operation if internal Oscillator is used. (see Note 2).
Table 3.7 Miscellaneous Signal Group
Pin
Name
Type
Description
No.
30 D0
31 D4
32 D2
2 D1
3 D7
I/O FIFO Data Bus Bit 0
I/O FIFO Data Bus Bit 4
I/O FIFO Data Bus Bit 2
I/O FIFO Data Bus Bit 1
I/O FIFO Data Bus Bit 7
Copyright © 2010 Future Technology Devices International Limited
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet FT245R.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| FT245BL | USB FIFO IC | Future Technology Devices |
| FT245BM | USB FIFO IC | Future Technology Devices |
| FT245BQ | USB FIFO IC | Future Technology Devices |
| FT245R | USB FIFO IC | Future Technology Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |