Datasheet.kr   

GVT71256ZC36 데이터시트 PDF




Cypress Semiconductor에서 제조한 전자 부품 GVT71256ZC36은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 GVT71256ZC36 자료 제공

부품번호 GVT71256ZC36 기능
기능 (GVT7xxxx) 256Kx36/512Kx18 Pipelined SRAM With Nobltm Architecture
제조업체 Cypress Semiconductor
로고 Cypress Semiconductor 로고


GVT71256ZC36 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

GVT71256ZC36 데이터시트, 핀배열, 회로
( DataSheet : www.DataSheet4U.com )
CY7C1354A/GVT71256ZC36
CY7C1356A/GVT71512ZC18
256K x 36/512K x 18 Pipelined SRAM
with NoBL™ Architecture
Features
• Zero Bus Latency, no dead cycles between Write and
Read cycles
• Fast clock speed: 200, 166, 133, 100 MHz
• Fast access time: 3.2, 3.6, 4.2, 5.0 ns
• Internally synchronized registered outputs eliminate
the need to control OE
• Single 3.3V –5% and +5% power supply VCC
• Separate VCCQ for 3.3V or 2.5V I/O
• Single WEN (Read/Write) control pin
• Positive clock-edge triggered, address, data, and
control signal registers for fully pipelined applications
• Interleaved or linear four-word burst capability
• Individual byte Write (BWa–BWd) control (may be tied
LOW)
• CEN pin to enable clock and suspend operations
• Three chip enables for simple depth expansion
•Automatic power-down feature available using ZZ mode
or CE select
• JTAG boundary scan
• Low-profile 119-bump, 14-mm × 22-mm BGA (Ball Grid
Array), and 100-pin TQFP packages
Functional Description
The CY7C1354A/GVT71256ZC36 and CY7C1356A/
GVT71512ZC18 SRAMs are designed to eliminate dead
cycles when transitioning from Read to Write or vice versa.
These SRAMs are optimized for 100% bus utilization and
achieve Zero Bus Latency(ZBL)/No Bus Latency
(NoBL). They integrate 262,144 × 36 and 524,288 × 18
SRAM cells, respectively, with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. These employ high-speed, low-power CMOS
designs using advanced triple-layer polysilicon, double-layer
metal technology. Each memory cell consists of four
transistors and two high-valued resistors.
All synchronous inputs are gated by registers controlled by a
positive-edge-triggered clock input (CLK). The synchronous
inputs include all addresses, all data inputs, depth-expansion
Chip Enables (CE, CE2, and CE3), Cycle Start Input (ADV/LD),
Clock Enable (CEN), Byte Write Enables (BWa, BWb, BWc,
and BWd), and Read-Write Control (WEN). BWc and BWd
apply to CY7C1354A/GVT71256ZC36 only.
Address and control signals are applied to the SRAM during
one clock cycle, and two cycles later, its associated data
occurs, either Read or Write.
A clock enable (CEN) pin allows operation of the
CY7C1354A/GVT71256ZC36/CY7C1356A/GVT71512ZC18
to be suspended as long as necessary. All synchronous inputs
are ignored when (CEN) is HIGH and the internal device
registers will hold their previous values.
There are three chip enable pins (CE, CE2, CE3) that allow the
user to deselect the device when desired. If any one of these
three are not active when ADV/LD is LOW, no new memory
operation can be initiated and any burst cycle in progress is
stopped. However, any pending data transfers (Read or Write)
will be completed. The data bus will be in high-impedance
state two cycles after chip is deselected or a Write cycle is
initiated.
The CY7C1354A/GVT71256ZC36 and CY7C1356A/
GVT71512ZC18 have an on-chip two-bit burst counter. In the
burst mode, the CY7C1354A/GVT71256ZC36 and
CY7C1356A/GVT71512ZC18 provide four cycles of data for a
single address presented to the SRAM. The order of the burst
sequence is defined by the MODE input pin. The MODE pin
selects between linear and interleaved burst sequence. The
ADV/LD signal is used to load a new external address
(ADV/LD = LOW) or increment the internal burst counter
(ADV/LD = HIGH)
Output Enable (OE), Sleep Enable (ZZ) and burst sequence
select (MODE) are the asynchronous signals. OE can be used
to disable the outputs at any given time. ZZ may be tied to
LOW if it is not used.
Four pins are used to implement JTAG test capabilities. The
JTAG circuitry is used to serially shift data to and from the
device. JTAG inputs use LVTTL/LVCMOS levels to shift data
during this testing mode of operation.
Selection Guide
Maximum Access Time
Maximum Operating Current
Commercial
Maximum CMOS Standby Current Commercial
7C1354A-200
71256ZC36-5
7C1356A-200
71512ZC18-5
3.2
560
30
7C1354A-166
71256ZC36-6
7C1356A-166
71512ZC18-6
3.6
480
30
7C1354A-133 7C1354A-100
71256ZC36-7.5 71256ZC36-10
7C1356A-133 7C1356A-100
71512ZC18-7.5 71512ZC18-10
4.2 5.0
410 350
30 30
Unit
ns
mA
mA
www.DataSheet4U.com
Cypress Semiconductor Corporation 3901 North First Street San Jose CA 95134 408-943-2600
wwDwo.DcautmaSehnete#t4: U3.8c-o0m5161 Rev. *B
Revised April 25, 2002




GVT71256ZC36 pdf, 반도체, 판매, 대치품
Pin Configurations (continued)
CY7C1354A/GVT71256ZC36
CY7C1356A/GVT71512ZC18
119-ball Bump BGA
CY7C1354A/GVT71256ZC36 (256K × 36)7 × 17 BGA
1234567
A VCCQ A
A NC A
A VCCQ
B NC CE2 A ADV/LD A CE3 NC
C NC A
A VCC A
A NC
D
DQc
DQc
VSS
NC
VSS
DQb
DQb
E
DQc
DQc
VSS
CE
VSS
DQb
DQb
F
VCCQ
DQc
VSS
OE
VSS
DQb
VCCQ
G
DQc
DQc
BWc
A
BWb
DQb
DQb
H
DQc
DQc
VSS
WEN
VSS
DQb
DQb
J
VCCQ
VCC
NC
VCC
NC
VCC
VCCQ
K
DQd
DQd
VSS
CLK
VSS
DQa
DQa
L
DQd
DQd
BWd
NC
BWa
DQa
DQa
M
VCCQ
DQd
VSS
CEN
VSS
DQa
VCCQ
N
DQd
DQd
VSS
A1
VSS
DQa
DQa
P
DQd
DQd
VSS
A0
VSS
DQa
DQa
R
NC
A
MODE
VCC
VSS
A
NC
T NC NC A A A NC ZZ
U
VCCQ
TMS
TDI
TCK
TDO
NC VCCQ
CY7C1356A/GVT71512ZC18 (512K × 18)7 × 17 BGA
1234567
A VCCQ A
A NC A
A VCCQ
B NC CE2 A ADV/LD A CE3 NC
C NC A
A VCC A
A NC
D
DQb
NC
VSS
NC
VSS DQa NC
E NC DQb VSS CE VSS NC DQa
F
VCCQ
NC
VSS
OE
VSS
DQa
VCCQ
G
NC
DQb
BWb
A
VSS NC DQa
H
DQb
NC
VSS WEN VSS
DQa
NC
J
VCCQ
VCC
NC
VCC
NC
VCC
VCCQ
K NC DQb VSS CLK VSS NC DQa
L
DQb
NC
VSS
NC
BWa
DQa
NC
M
VCCQ
DQb
VSS
CEN
VSS
NC VCCQ
N
DQb
NC
VSS
A1
VSS DQa NC
P NC DQb VSS A0 VSS NC DQa
R
NC
A
MODE
VCC
VCC
A
NC
T NC A
A NC A
A ZZ
U
VCCQ
TMS
TDI
TCK
TDO
NC
VCCQ
Document #: 38-05161 Rev. *B
Page 4 of 31

4페이지










GVT71256ZC36 전자부품, 판매, 대치품
CY7C1354A/GVT71256ZC36
CY7C1356A/GVT71512ZC18
Pin Descriptions512K × 18 (continued)
512K × 18
TQFP Pins
512K × 18 Pin
PBGA Pins Name
Type
Pin Description
88 4H WEN Input- Read Write: WEN signal is a synchronous input that identifies whether
Synchronous the current loaded cycle and the subsequent burst cycles initiated by
ADV/LD is a Read or Write operation. The data bus activity for the current
cycle takes place two clock cycles later.
89 4K CLK Input- Clock: This is the clock input to CY7C1356A/GVT71512ZC18. Except
Synchronous for OE, ZZ, and MODE, all timing references for the device are made
with respect to the rising edge of CLK.
98,
4E, 6B
CE, Input- Synchronous Active LOW Chip Enable: CE and CE3 are used with
92 CE3 Synchronous CE2 to enable the CY7C1356A/GVT71512ZC18. CE or CE3 sampled
HIGH or CE2 sampled LOW, along with ADV/LD LOW at the rising edge
of clock, initiates a deselect cycle. The data bus will be High-Z two clock
cycles after chip deselect is initiated.
97 2B CE2 Input- Synchronous Active HIGH Chip Enable: CE2 is used with CE and CE3
Synchronous to enable the chip. CE2 has inverted polarity but otherwise is identical to
CE and CE3.
86 4F OE Input Asynchronous Output Enable: OE must be LOW to Read data. When
OE is HIGH, the I/O pins are in high-impedance state. OE does not need
to be actively controlled for Read and write cycles. In normal operation,
OE can be tied LOW.
85
4B
ADV
Input- Advance/Load: ADV/LD is a synchronous input that is used to load the
/LD Synchronous internal registers with new address and control signals when it is
sampled LOW at the rising edge of clock with the chip is selected. When
ADV/LD is sampled HIGH, then the internal burst counter is advanced
for any burst that was in progress. The external addresses and WEN are
ignored when ADV/LD is sampled HIGH.
31 3R MOD Input- Burst Mode: When MODE is HIGH or NC, the interleaved burst
E Static sequence is selected. When MODE is LOW, the linear burst sequence
is selected. MODE is a static DC input.
64 7T ZZ Input- Sleep Enable: This active HIGH input puts the device in low power
Asynchronou consumption standby mode. For normal operation, this input has to be
s either LOW or NC.
58, 59, 62, 63, (a) 6D, 7E, 6F,
68, 69, 72, 73, 7G, 6H, 7K, 6L,
74 6N, 7P
8, 9, 12, 13, 18, (b) 1D, 2E, 2G,
19, 22, 23, 24 1H, 2K, 1L, 2M,
1N, 2P
DQa
DQb
Input/
Output
Data Inputs/Outputs: Both the data input path and data output path are
registered and triggered by the rising edge of CLK. Byte ais DQa pins;
Byte bis DQb pins.
38
2U
TMS
Input IEEE 1149.1 Test Inputs: LVTTL-level inputs. If Serial Boundary Scan
39 3U TDI
(JTAG) is not used, these pins can be floating (i.e., No Connect) or be
43 4U TCK
connected to VCC.
42 5U TDO Output IEEE 1149.1 Test Inputs: LVTTL-level output. If Serial Boundary Scan
(JTAG) is not used, these pins can be floating (i.e., No Connect).
14, 15, 16, 41, 4C, 2J, 4J, 6J, VCC
65, 66, 91
4R, 5R
Supply Power Supply: +3.3V 5% and +5%.
5, 10, 17, 21, 3D, 5D, 3E, 5E,
26, 40, 55, 60, 3F, 5F, 5G, 3H,
67, 71, 76, 90 5H, 3K, 5K, 3L,
3M, 5M, 3N,
5N, 3P, 5P
VSS
Ground Ground: GND.
Document #: 38-05161 Rev. *B
Page 7 of 31

7페이지


구       성 총 30 페이지수
다운로드[ GVT71256ZC36.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
GVT71256ZC36

(GVT7xxxx) 256Kx36/512Kx18 Pipelined SRAM With Nobltm Architecture

Cypress Semiconductor
Cypress Semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵