|
|
|
부품번호 | RD38F4455LVY 기능 |
|
|
기능 | (RD38F4455LVY / RD38F4050L0Z) Wireless Memory System | ||
제조업체 | Intel | ||
로고 | |||
www.DataSheet4U.com
DataSheet4U.com
DataSheet4 U .com
Intel StrataFlash£ Wireless Memory
System (LV18/LV30 SCSP)
768-Mbit LVQ Family with Asynchronous Static RAM
Datasheet
Product Features
■ Device Architecture
■ xRAM Performance
— Code and data segment: 128- and 256-
Mbit density; PSRAM: 32- and 64-Mbit
density; SRAM: 8 Mbit density.
— PSRAM at 1.8 V I/O : 85 ns initial
access, 30 ns async page reads; 65 ns
initial access, 18 ns async page.
— Top or bottom parameter configuration. — SRAM at 1.8 or 3.0 V I/O: 70 ns initial
— Asymmetrical blocking structure.
access.
— 16-KWord parameter blocks (Top or
■ Flash Performance
Bottom); 64-K Word main blocks.
— Code Segment at 1.8 V I/O: 85 ns initial
— Zero-latency block locking.
access; 25 ns async page read; 14 ns
— Absolute write protection with block
sync reads (tCHQV); 54 MHz CLK.
lock down using F-WP#.
— Data Segment at 1.8 V I/O: 170 ns initial
access; 55 ns async page read.
■ Device Voltage
— Core: VCC = 1.8 V (typ).
■ Flash Architecture
— Hardware Read-While-Write/Erase.
— I/O: VCCQ = 1.8 V or 3.0DVa(ttaySph).eet4U.com— 8-Mbit or 16-Mbit Multi-Partition.
■ Device Concurrent Operations (3 Dies)
— Buffered EFP: 600 KB per second.
— 2-Kbit One-Time Programmable (OTP)
Protection Register.
— Erase Performance: 384 KB per second
(main blocks).
— Software Read-While-Write/Erase.
■ Device Packaging
— Single Full-Die Partition size.
— 88 balls (8 x 10 active ball matrix).
— Area: 8 x 10 mm or 8 x 11 mm.
■ Flash Software
— Intel£ FDI, Intel£ PSM, and Intel£
VFM.
— Height: 1.0 mm to 1.4 mm.
— Common Flash Interface (CFI).
■ Quality and Reliability
— Extended Temp: –25 °C to +85 °C.
— Basic/Extended Command Set.
— Minimum 100 K flash block erase cycle.
The Intel StrataFlash® Wireless Memory System (LV18/LV30 SCSP); 768-Mbit LVQ Family
with Asynchronous Static RAM device offers a high performance code and large embedded data
segment plus RAM combination in a common package with electrical QUAD+ ballout on 0.13
µm ETOX™ VIII flash technology. The code segment flash die features 1.8 V low-power
operations with flexible, multi-partition, dual operation Read-While-Write / Read-While-Erase,
asynchronous and synchronous burst reads at 54 MHz. The data segment flash die features 1.8 V
low-power operations optimized for cost sensitive asynchronous data applications. This device
integrates up to three flash dies, two PSRAM dies, and one SRAM die in a low-profile package
compatible with other SCSP families using the QUAD+ ballout package.
Notice: This document contains information on new products in production. The specifications
are subject to change without notice. Verify with your local Intel sales office that you have the lat-
est datasheet before finalizing a design.
253852-002
December 2003
DataShee
DataSheet4U.com
www.DataSheet4U.com
Contents
et4U.com
10.0 Flash Read Operation ................................................................................................................. 37
11.0 Flash Program Operation ........................................................................................................... 37
12.0 Flash Erase Operation ................................................................................................................ 37
13.0 Flash Suspend and Resume Operations................................................................................... 37
14.0 Flash Block Locking and Unlocking Operations...................................................................... 37
15.0 Flash Protection Register Operation ......................................................................................... 37
16.0 Flash Configuration Operation................................................................................................... 37
17.0 Dual Operation Considerations.................................................................................................. 38
17.1 Product Configurations and Memory Partitioning ............................................................... 38
17.2 Product Segment Unique Features .................................................................................... 39
17.3 Flash Die Memory Map....................................................................................................... 40
18.0 PSRAM Operations...................................................................................................................... 45
18.1 PSRAM Power-up Sequence and Initialization................................................................... 45
18.2 PSRAM Mode Register....................................................................................................... 45
18.2.1 PSRAM Mode Register Setting ............................................................................. 46
18.2.2 Cautions for Setting PSRAM Mode Register ......................................................... 47
18.3 PSRAM Low-Power Mode .................................................................................................. 48
Appendix A Write State Machine ........................................................................................................ 49
Appendix B Common Flash Interface......D...a..t.a..S..h..e..e..t.4..U.....c..o..m................................................................ 49
Appendix C Flash Flowcharts ............................................................................................................. 49
Appendix D Additional Information .................................................................................................... 50
Appendix E Ordering Information....................................................................................................... 51
DataShee
Revision History
Date
10/03r
12/03
Revision
-001
-002
Description
Initial Release
In the Valid Combinations Table: Added line item mehcanical
and ordering information for 256L+256V+64P+64P. Deleted
the TBD 5-die stack option. Revised the Matrix table.
DataSheet4U.co4m
DataSheet4 U .com
Datasheet
DataSheet4U.com
4페이지 www.DataSheet4U.com
768-Mbit LVQ Family with Asynchronous Static RAM
1.2 Acronyms
et4U.com
Buffered-EFP
CUI
OTP
PLR
PR
RCR
RFU
SR
WSM
APS
CFI
MLC technology
RWE
RWW
Buffered Enhanced Factory Programming
Command User Interface
One-Time Programmable
Protection Lock Register
Protection Register
Read Configuration Register
Reserved for Future Use (all unused active signals in a package ballout)
Status Register
Write State Machine
Automatic Power Savings
Common Flash Interface
Multi-Level-Cell technology
Read-While-Erase
Read-While-Write
DataSheet4U.com
1.3 Conventions
DataSheet4U.com
Datasheet
VCC
Signal or voltage connection
VCC Signal or voltage level
Set Logical one (1)
Clear
Logical zero (0)
0x Hexadecimal number prefix
0b Binary number prefix
SR[4]
Denotes an individual flash status register bit, in this case bit 5 of
SR[7:0].
D[15:0]
Denotes a group of similarly named signals, such as data bus.
A5 Denotes one element of a signal group membership, in this case address
bit 5.
F[3:1]-CE#, F[2:1]-OE# This is the method used to refer to more than one chip-enable or output
enable at the same time. When each is referred to individually, the
reference will be F1-CE# and F1-OE# (for die #1), F2-CE# and F2-OE#
(for die #2), and F3-CE# and F3-OE#(for die #3). “F” denotes the flash
specific signal and “CE#” is the root signal name of the flash die. Other
7
DataSheet4 U .com
DataSheet4U.com
DataShee
7페이지 | |||
구 성 | 총 54 페이지수 | ||
다운로드 | [ RD38F4455LVY.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
RD38F4455LVY | (RD38F4455LVY / RD38F4050L0Z) Wireless Memory System | Intel |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |