|
|
PDF AK4183 Data sheet ( Hoja de datos )
| Número de pieza | AK4183 | |
| Descripción | I2C Touch Screen Controller | |
| Fabricantes | Asahi Kasei Microsystems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AK4183 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
ASAHI KASEI
[AK4183]
AK4183
Features:
12-bit SAR type A/D Converter with S/H circuit
Low Voltage Operation (2.5V ∼ 3.6V)
I2C bus I/F Supports
(Standard mode 100 KHz, Fast mode 400 KHz)
4-wire resistive touch screen Interface
Pen Pressure Measurement
Auto Power Down
Continuous Read Operation
Low Power Consumption (91µA @Fast mode)
Package
10pin TMSOP
I2C Touch Screen Controller
General Description:
The AK4183 is a 4-wire resistive touch screen controller
that incorporates SAR type A/D converter.
The AK4183 operates down to 2.5V supply voltage in
order to connect a low voltage drive processor.
The AK4183 can detect the pressed screen location by
performing two A/D conversions. In addition to location,
the AK4183 also measures touch pressure.
As the package size of 10 pin TMSOP is 4.0mm x 2.9mm
this is much smaller than QFN and BGA package.
AK4183 is the best fit for cellular phone, PDA, or other
portable devices.
XP
YP
XN
YN
MS0500-E-00
DataSheet4 U .com
VREF+ VREF-
AIN+
12bit
AIN- ADC
(SAR type)
VCC
Block Diagram
1
Control
Logic
SDA
SCL
CAD0
PENIRQN
PEN
INTERRUPT
GND
2006/04
1 page  
www.DataSheet4U.com
ASAHI KASEI
[AK4183]
DC Characteristics (Logic I/O)
Ta = -40 to 85°C, VCC = 2.5V to 3.6V
Parameter
Symbol
min.
typ.
max.
Units
“H” level input voltage
VIH 0.7xVCC
-
V
“L” level input voltage
VIL
-
0.3xVCC
V
Input Leakage Current
IILK
-10
10 µA
“H” level output voltage (PENIRQN pin@ Iout = -250µA)
VOH
VCC-0.4
V
“L” level output voltage (PENIRQN pin @ Iout = 250µA)
(SDA pin @ Iout = 3mA)
VOL
0.4 V
Tri-state Leakage Current
All pins except for XP, YP, XN, YN pins
XP, YP, XN, YN pins
IOLK
-10
-50
10 µA
50 µA
Switching Characteristics
Ta = -40 to 85°C, VCC = 2.5V to 3.6V
Parameter (I2C Timing)
Symbol
min
SCL clock frequency
fSCL
30
Bus Free Time Between Transmissions
tBUF
1.3
Start Condition Hold Time (prior to first Clock pulse) tHD:STA
0.6
Clock Low Time
tLOW
1.3
Clock High Time
tHIGH
0.6
Setup Time for Repeated Start Condition
tSU:STA
1.3
SDA Hold Time from SCL Falling
(Note 2)
tHD:DAT
0
SDA Setup Time from SCL Rising
tSU:DAT
0.1
Rise Time of Both SDA and SCL Lines
tR
Fall Time of Both SDA and SCL Lines
tF
Setup Time for Stop Condition
tSU:STO
0.6
Pulse Width of Spike Noise Suppressed
tSP 0
By Input Filter
Capacitive load on bus
Cb
typ
Note 2: Data must be held for sufficient time to bridge the 300 ns transition time of SCL.
max Units
400 kHz
µs
µs
µs
µs
µs
µs
µs
0.3 µs
0.3 µs
µs
50 ns
400 pF
SDA
SCL
tBUF
tLOW tR
tHIGH tF
tHD:STA
Stop Start
tHD:DAT
tSU:DAT tSU:STA
Start
Figure 1 AK4183 Timing Diagram
VIH
VIL
tSP
VIH
VIL
tSU:STO
Stop
MS0500-E-00
DataSheet4 U .com
5
2006/04
5 Page 
www.DataSheet4U.com
ASAHI KASEI
[AK4183]
[Continuous Read mode]
This continuous read operation enables the higher sampling rate and lower processor load than a single read operation. Because
once control command is sent, it does not need to update control command on each read operation until another control command
would like to be rewritten.
SDA S Address
A/D data A/D data
NN
Sr Address
A/D data A/D data
N+X
N+X
P
Repeat
Power on Sequence
Figure 12 Continuous A/D data Read Sequence
It is recommended that the control command must be sent to fix the internal register when power up. This initiates all registers such
as A2-0 bit, PD0 bit, and MODE bit. Once sending command to fix the internal register after first power up, the state of AK4183 is
held on the known-condition of state to ensure that AK4183 is going into desire mode to realize lowest mode. A command with
PD0= “0” should be sent so that AK4183 will be set in the lowest power down mode.
Sleep mode
AK4183 supports the sleep mode that enables touch panel interface to put open state and disables pen interrupt function. AK4183
goes into the sleep mode when control command is sent to AK4183 as shown Table 2. The selection of the sleep mode is set by
“MODE” bit of the control command. The state of both the output of PENIRQN pin and the connection with touch panel interface
(XP, YP, XN, and YN) are the following Table 2. AK4183 keeps the sleep mode until next control command is sent.
Command
0111XX1X
0111XX0X
MODE bit
1
0
PENIRQN
Hi-z
“H” output
Table 2 Sleep Command Setting
Touch panel
Open
Open
The timing of going into the sleep mode is the rising edge of the 16th SCL of the write operation. A/D conversion does not execute
when the sleep command is sent. SDA pin is “H” since SDA is pull up.
In order for going to normal mode from sleep mode the command (S= “1”) is sent. The timing of going back to normal mode is the
rising edge of the 16thSCL. When the sleep command is sent again under the sleep mode the mode continues the same as before.
The initial state after power up is in normal mode.
MS0500-E-00
DataSheet4 U .com
11
2006/04
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet AK4183.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AK4181A | TOUCH SCREEN CONTROLLER | Asahi Kasei Microsystems |
| AK4182 | Touch Screen Controller | Asahi Kasei Microsystems |
| AK4183 | I2C Touch Screen Controller | Asahi Kasei Microsystems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |