|
|
PDF ATR0625 Data sheet ( Hoja de datos )
| Número de pieza | ATR0625 | |
| Descripción | GPS Baseband Processor SuperSense | |
| Fabricantes | ATMEL Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ATR0625 (archivo pdf) en la parte inferior de esta página. Total 26 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
Features
• 16-channel GPS Correlator
– 8192 Search Bins with GPS Acquisition Accelerator
– Accuracy: 2.5m CEP (Stand-Alone, S/A off)
– Time to First Fix: 34s (Cold Start)
– Acquisition Sensitivity: –142 dBm
– Tracking Sensitivity: –158 dBm
• Utilizes the ARM7TDMI® ARM® Thumb® Processor Core
– High-performance 32-bit RISC Architecture
– High-density 16-bit Instruction Set
– Embedded ICE (In-circuit Emulator)
• 128 Kbyte Internal RAM
• 384 Kbyte Internal ROM with u-blox GPS Firmware
• 6-channel Peripheral Data Controller (PDC)
• 8-level Priority, Individually Maskable, Vectored Interrupt Controller
– 2 External Interrupts
• 24 User-programmable I/O Lines
• 1 USB Device Port
– Universal Serial Bus (USB) V2.0 Full-speed Device
– Embedded USB V2.0 Full-speed Transceiver
– Suspend/Resume Logic
– Ping-pong Mode for Isochronous and Bulk Endpoints
• 2 USARTs
– 2 Dedicated Peripheral Data Controller (PDC) Channels per USART
• Master/Slave SPI Interface
– 2 Dedicated Peripheral Data Controller (PDC) Channels
– 8-bit to 16-bit Programmable Data Length
– 4 External Slave Chip Selects
• Programmable Watchdog Timer
• Advanced Power Management Controller (APMC)
– Peripherals Can Be Deactivated Individually
– Geared Master Clock to Reduce Power Consumption
– Sleep State with Disabled Master Clock
– Hibernate State with 32.768 kHz Master Clock
• Real Time Clock (RTC)
• 2.3V to 3.6V or 1.8V Core Supply Voltage
• Includes Power Supervisor
• 1.8V to 3.3V User-definable I/O Voltage for Several GPIOs with 5V Tolerance
• 4 Kbytes Battery Backup Memory
• 8 mm × 8 mm 56 Pin QFN56 Package
• Pb-free, RoHS-compliant, Green
GPS Baseband
Processor
SuperSense
ATR0625
Preliminary
Rev. 4925A–GPS–02/06
1 page  
3. Pin Configuration
3.1 Pinout
Figure 3-1.
Pinout QFN56 (Top View)
42
43
ATR0625 [Preliminary]
29
28
ATR0625
56
1
15
14
Table 3-1. ATR0625 Pinout
Pin Pull Resistor
Pin Name QFN56 Type (Reset Value)(1) Firmware Label
PIO Bank A
IO
PIO Bank B
IO
CLK23 37 IN
DBG_EN
GND
8
(2)
IN
IN
PD
LDOBAT_IN 21
IN
LDO_EN 25
IN
LDO_IN
20
IN
LDO_OUT 19 OUT
NRESET 41
I/O Open Drain PU
NSHDN 26 OUT
NSLEEP 24 OUT
NTRST
13
IN
PD
P0 40 I/O
PD NANTSHORT
P1 47 I/O Configurable (PD) GPSMODE0
AGCOUT1
P2 46 I/O Configurable (PD) BOOT_MODE
“0”
P8 48 I/O Configurable (PD) STATUSLED
“0”
P9 29 I/O
PU
EXTINT0
EXTINT0
P12 49 I/O Configurable (PU) GPSMODE2
NPCS2
P13 32 I/O
PU
GPSMODE3
EXTINT1
Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset
2. Ground plane
3. VBAT18 represent the internal power supply of the backup power domain, see section “Power Supply” on page 17.
4. VDDIO is the supply voltage for the following GPIO-pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24,
P25, P26, P27 and P29, see section “Power Supply” on page 17.
5. VDD_USB is the supply voltage for following the USB-pins: USB_DM and USB_DP, see section “Power Supply” on page
17. For operation of the USB interface, supply of 3.0V to 3.6V is required.
6. This pin is not connected
4925A–GPS–02/06
5
5 Page 
4925A–GPS–02/06
ATR0625 [Preliminary]
The following message settings are used in the tables below:
Table 3-7.
NMEA Port
UBX Port
Supported Messages at Setting Low
Standard GGA, RMC
NAV SOL, SVINFO
MON
EXCEPT
Table 3-8.
NMEA Port
UBX Port
Supported Messages at Setting Medium
Standard GGA, RMC, GSA, GSV, GLL, VTG, ZDA
NAV
SOL, SVINFO, POSECEF, POSLLH, STATUS, DOP, VELECEF,
VELNED, TIMEGPS, TIMEUTC, CLOCK
MON
EXCEPT
Table 3-9.
NMEA Port
UBX Port
Supported Messages at Setting High
Standard GGA, RMC, GSA, GSV, GLL, VTG, ZDA, GRS, GST
Proprietary PUBX00, PUBX03, PUBX04
NAV
SOL, SVINFO, POSECEF, POSLLH, STATUS, DOP, VELECEF,
VELNED, TIMEGPS, TIMEUTC, CLOCK
MON
SCHD, IO, IPC, EXCEPT
Table 3-10.
NMEA Port
UBX Port
Supported Messages at Setting Debug (Additional Undocumented Message
May be Part of Output Data)
Standard GGA, RMC, GSA, GSV, GLL, VTG, ZDA, GRS, GST
Proprietary PUBX00, PUBX03, PUBX04
NAV
SOL, SVINFO, POSECEF, POSLLH, STATUS, DOP, VELECEF,
VELNED, TIMEGPS, TIMEUTC, CLOCK
MON
SCHD, IO, IPC, EXCEPT
RXM
RAW (RAW message support requires an additional license)
The following settings apply if GPSMODE configuration is not enabled, that is, GPSMODE = 0
(ROM-Defaults):
Table 3-11. Serial I/O Default Setting if GPSMODE Configuration is Deselected
(GPSMODE0 = 0)
USB
NMEA
USART1
NMEA
USART2
UBX
Baud Rate (kBaud)
57.6 57.6
Input Protocol
UBX, NMEA
UBX, NMEA, RTCM
UBX, NMEA, RTCM
Output Protocol
NMEA
NMEA
UBX
Messages
GGA, RMC, GSA, GSV
GGA, RMC, GSA, GSV
NAV: SOL, SVINFO
MON: EXCEPT
Information Messages
(UBX INF or NMEA
TXT)
User, Notice, Warning,
Error
User, Notice, Warning,
Error
User, Notice, Warning,
Error
11
11 Page | ||
| Páginas | Total 26 Páginas | |
| PDF Descargar | [ Datasheet ATR0625.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ATR0620 | GPS BASEBAND PROCESSOR | ATMEL Corporation |
| ATR0621 | GPS Baseband Processor | ATMEL Corporation |
| ATR0621P1 | GPS Baseband Processor | ATMEL Corporation |
| ATR0625 | GPS Baseband Processor SuperSense | ATMEL Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |