DataSheet.es    


PDF 74AUP1G175 Data sheet ( Hoja de datos )

Número de pieza 74AUP1G175
Descripción Low Power D-Type Flip-Flop
Fabricantes NXP Semiconductors　
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de 74AUP1G175 (archivo pdf) en la parte inferior de esta página.


Total 20 Páginas

No Preview Available ! 74AUP1G175 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
74AUP1G175
Low-power D-type flip-flop with reset; positive-edge trigger
Rev. 01 — 15 November 2006
Product data sheet
1. General description
The 74AUP1G175 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low
static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G175 is a single positive-edge triggered D-type flip-flop with individual
data (D) input, clock (CP) input, master reset (MR) input, and Q output.The master reset
(MR) is an asynchronous active LOW input and operates independently of the clock input.
Information on the data input is transferred to the Q output on the LOW-to-HIGH transition
of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH
clock transition, for predictable operation.
2. Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-D Class 3A exceeds 5000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from −40 °C to +85 °C and −40 °C to +125 °C

1 page




74AUP1G175 pdf
www.DataSheet4U.com
NXP Semiconductors
74AUP1G175
Low-power D-type flip-flop with reset; positive-edge trigger
10. Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min Typ
Tamb = 25 °C
VIH HIGH-level input voltage
VCC = 0.8 V
VCC = 0.9 V to 1.95 V
0.70 × VCC -
0.65 × VCC -
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
1.6 -
2.0 -
VIL LOW-level input voltage VCC = 0.8 V
VCC = 0.9 V to 1.95 V
--
--
VCC = 2.3 V to 2.7 V
--
VCC = 3.0 V to 3.6 V
--
VOH HIGH-level output voltage VI = VIH or VIL
IO = −20 µA; VCC = 0.8 V to 3.6 V
IO = −1.1 mA; VCC = 1.1 V
IO = −1.7 mA; VCC = 1.4 V
IO = −1.9 mA; VCC = 1.65 V
IO = −2.3 mA; VCC = 2.3 V
IO = −3.1 mA; VCC = 2.3 V
IO = −2.7 mA; VCC = 3.0 V
IO = −4.0 mA; VCC = 3.0 V
VCC − 0.1 -
0.75 × VCC -
1.11 -
1.32 -
2.05 -
1.9 -
2.72 -
2.6 -
VOL LOW-level output voltage VI = VIH or VIL
IO = 20 µA; VCC = 0.8 V to 3.6 V
-
-
IO = 1.1 mA; VCC = 1.1 V
--
IO = 1.7 mA; VCC = 1.4 V
IO = 1.9 mA; VCC = 1.65 V
--
--
IO = 2.3 mA; VCC = 2.3 V
IO = 3.1 mA; VCC = 2.3 V
--
--
IO = 2.7 mA; VCC = 3.0 V
--
IO = 4.0 mA; VCC = 3.0 V
--
II
input leakage current
VI = GND to 3.6 V; VCC = 0 V to 3.6 V
-
-
IOFF
∆IOFF
power-off leakage current
additional power-off
leakage current
VI or VO = 0 V to 3.6 V; VCC = 0 V
VI or VO = 0 V to 3.6 V;
VCC = 0 V to 0.2 V
-
-
-
-
ICC
∆ICC
supply current
additional supply current
VI = GND or VCC; IO = 0 A;
VCC = 0.8 V to 3.6 V
VI = VCC − 0.6 V; IO = 0 A;
VCC = 3.3 V
-
[1] -
-
-
CI input capacitance
VCC = 0 V to 3.6 V; VI = GND or VCC
-
0.8
CO output capacitance
VO = GND; VCC = 0 V
- 1.7
Max Unit
-V
-V
-V
-V
0.30 × VCC V
0.35 × VCC V
0.7 V
0.9 V
-V
-V
-V
-V
-V
-V
-V
-V
0.1
0.3 × VCC
0.31
0.31
0.31
0.44
0.31
0.44
±0.1
±0.2
±0.2
V
V
V
V
V
V
V
V
µA
µA
µA
0.5 µA
40 µA
- pF
- pF
74AUP1G175_1
Product data sheet
Rev. 01 — 15 November 2006
© NXP B.V. 2006. All rights reserved.
5 of 20

5 Page





74AUP1G175 arduino
www.DataSheet4U.com
NXP Semiconductors
74AUP1G175
Low-power D-type flip-flop with reset; positive-edge trigger
Table 8. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9.
Symbol Parameter
Conditions
25 °C
Min Typ[1]
CL = 5 pF, 10 pF, 15 pF and 30 pF
tW pulse width
CP; HIGH or LOW;
see Figure 7
VCC = 0.8 V
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
MR; LOW; see Figure 8
VCC = 0.8 V
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
trec
recovery time
MR; see Figure 8
VCC = 0.8 V
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
tsu(H) setup time HIGH D to CP; see Figure 7
VCC = 0.8 V
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
tsu(L)
setup time LOW
VCC = 3.0 V to 3.6 V
D to CP; see Figure 7
VCC = 0.8 V
VCC = 1.1 V to 1.3 V
VCC = 1.4 V to 1.6 V
VCC = 1.65 V to 1.95 V
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
- 5.25
- 1.6
- 1.0
- 0.75
- 0.6
- 0.55
- 9.0
- 3.0
- 1.75
- 1.35
- 0.9
- 0.8
--
- −1.1
- −2.0
- −0.5
- −0.9
- −1.0
--
- 0.5
- 0.4
- 0.5
- 0.3
- 0.2
--
- 0.8
- 0.6
- 0.4
- 0.4
- 0.5
Max
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
−40 °C to +125 °C
Unit
Min Max
Max
(85 °C) (125 °C)
--
1.5 -
0.9 -
0.7 -
0.4 -
0.4 -
--
4.9 -
2.5 -
1.8 -
1.1 -
0.8 -
--
−1.2 -
−0.8 -
−0.7 -
−0.4 -
−0.2 -
--
1.2 -
0.8 -
0.6 -
0.5 -
0.5 -
--
1.7 -
1.1 -
0.9 -
0.9 -
0.9 -
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
- ns
74AUP1G175_1
Product data sheet
Rev. 01 — 15 November 2006
© NXP B.V. 2006. All rights reserved.
11 of 20

11 Page







PáginasTotal 20 Páginas
PDF Descargar[ Datasheet 74AUP1G175.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
74AUP1G17Low-power Schmitt-trigger bufferNXP Semiconductors
NXP Semiconductors
74AUP1G17SINGLE SCHMITT-TRIGGER BUFFERDiodes
Diodes
74AUP1G175Low Power D-Type Flip-FlopNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

 Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

 Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar