|
|
|
부품번호 | NB3N502 기능 |
|
|
기능 | 14 MHz to 190 MHz PLL Clock Multiplier | ||
제조업체 | ON Semiconductor | ||
로고 | |||
전체 5 페이지수
NB3N502
14 MHz to 190 MHz PLL
Clock Multiplier
Description
The NB3N502 is a clock multiplier device that generates a low jitter,
TTL/CMOS level output clock which is a precise multiple of the
external input reference clock signal source. The device is a cost
efficient replacement for the crystal oscillators commonly used in
electronic systems. It accepts a standard fundamental mode crystal or
an external reference clock signal. Phase−Locked−Loop (PLL) design
techniques are used to produce an output clock up to 190 MHz with a
50% duty cycle. The NB3N502 can be programmed via two select
inputs (S0, S1) to provide an output clock (CLKOUT) at one of six
different multiples of the input frequency source, and at the same time
output the input aligned reference clock signal (REF).
Features
• Clock Output Frequency up to 190 MHz
• Operating Range: VDD = 3 V to 5.5 V
• Low Jitter Output of 15 ps One Sigma (rms)
• Zero ppm Clock Multiplication Error
• 45% − 55% Duty Cycle
• 25 mA TTL−level Drive Outputs
• Crystal Reference Input Range of 5 − 27 MHz
• Input Clock Frequency Range of 2 − 50 MHz
• Available in 8−pin SOIC Package or in Die Form
• Full Industrial Temperature Range −40°C to 85°C
• These are Pb−Free Devices
VDD
http://onsemi.com
8
1
SOIC−8
D SUFFIX
CASE 751
MARKING DIAGRAM
8
3N502
ALYW
G
1
3N502 = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb−Free Package
ORDERING INFORMATION
Device
Package
Shipping†
NB3N502DG
SOIC−8
(Pb−Free)
98 Units / Rail
NB3N502DR2G SOIC−8 2500 / Tape & Reel
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
X1/CLK
X2
Reference
Clock
Crystal
Oscillator
Multiplier
Select
÷P
S1 S0
GND
Phase
Detector
Charge
Pump
VCO
÷ M Feedback
Figure 1. NB3N502 Logic Diagram
TTL/
CMOS
Output
TTL/
CMOS
Output
REF
CLKOUT
© Semiconductor Components Industries, LLC, 2012
May, 2012 − Rev. 1
1
Publication Order Number:
NB3N502/D
NB3N502
APPLICATIONS INFORMATION
High Frequency CMOS/TTL Oscillators
The NB3N502, along with a low frequency fundamental
mode crystal, can build a high frequency CMOS/TTL output
oscillator. For example, a 20 MHz crystal connected to the
NB3N502 with the 5X output selected (S1 = L, S0 = H)
produces a 100 MHz CMOS/TTL output clock.
External Components
Decoupling Instructions
In order to isolate the NB3N502 from system power
supply, noise de−coupling is required. The 0.01 mF
decoupling capacitor has to be connected between VDD and
GND on pins 2 and 3. It is recommended to place
de−coupling capacitors as close as possible to the NB3N502
device to minimize lead inductance. Control input pins can
be connected to device pins VDD or GND, or to the VDD and
GND planes on the board.
Series Termination Resistor Recommendation
A 33 W series terminating resistor can be used on the
CLKOUT pin.
Crystal Load Capacitors Selection Guide
The total on−chip capacitance is approximately 12 pF per
pin (CIN1 and CIN2). A parallel resonant, fundamental mode
crystal should be used.
The device crystal connections should include pads for
small capacitors from X1/CLK to ground and from X2 to
ground. These capacitors, CL1 and CL2, are used to adjust the
stray capacitance of the board to match the nominally
required crystal load capacitance (CLOAD (crystal)).
Because load capacitance can only be increased in this
trimming process, it is important to keep stray capacitance
to a minimum by using very short PCB traces (and no vias)
between the crystal and device. Crystal load capacitors, if
needed, must be connected from each of the pins X1 and X2
to ground. The load capacitance of the crystal (CLOAD
(crystal)) must be matched by total load capacitance of the
oscillator circuitry network, CINX, CSX and CLX, as seen by
the crystal (see Figure 3 and equations below).
Internal
to Device
CIN1
12 pF
R
G
CIN2
12 pF
X1/CLK
CS1
X2
CS2
CL1 CL2
Crystal
Figure 3. Using a Crystal as Reference Clock
CLOAD1 = CIN1 + CS1 + CL1 [Total capacitance on X1/CLK]
CLOAD2 = CIN2 + CS2 + CL2 [Total capacitance on X2]
CIN1 [ CIN2 [ 12 pF (Typ) [Internal capacitance]
CS1 [ CS2 [ 5 pF (Typ) [External PCB stray capacitance]
CLOAD1,2 = 2 S CLOAD (Crystal)
CL2 = CLOAD2 − CIN2 − CS2 [External load capacitance on X2]
CL1 = CLOAD1 − CIN1 − CS1 [External load capacitance on X1/CLK]
Example 1: Equal stray capacitance on PCB
CLOAD (Crystal) = 18 pF (Specified by the crystal manufacturer)
CLOAD1 = CLOAD2 = 36 pF
CIN1 = CIN2 = 12 pF
CS1 = CS2 = 6 pF
CL1 = 36 − 12 − 6 = 18 pF
CL2 = 36 − 12 − 6 = 18 pF
Example 2: Different stray capacitance on PCB trace X1/CLK vs. X2
CLOAD (Crystal) = 18 pF
CLOAD1 = CLOAD2 = 36 pF
CIN1 = CIN2 = 12 pF
CS1 = 4 pF & CS2 = 8 pF
CL1 = 36 − 12 − 4 = 20 pF
CL2 = 36 − 12 − 8 = 16 pF
http://onsemi.com
4
4페이지 | |||
구 성 | 총 5 페이지수 | ||
다운로드 | [ NB3N502.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
NB3N501 | 3.3V / 5.0V 13 MHz to 160 MHz PLL Clock Multiplier | ON Semiconductor |
NB3N502 | 14 MHz to 190 MHz PLL Clock Multiplier | ON Semiconductor |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |