|
|
PDF SY100H841L Data sheet ( Hoja de datos )
| Número de pieza | SY100H841L | |
| Descripción | 3.3V SINGLE SUPPLY QUAD PECL-TO-TTL W/LATCHED OUTPUT ENABLE | |
| Fabricantes | Micrel Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SY100H841L (archivo pdf) en la parte inferior de esta página. Total 5 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
3.3V SINGLE SUPPLY QUAD
PECL-TO-TTL W/LATCHED
OUTPUT ENABLE
ClockWorks™
PRELIMINARY
SY10H841L
SY100H841L
FEATURES
s 3.3V power supply
s Translates positive ECL to TTL (PECL-to-TTL)
s 300ps pin-to-pin skew
s 500ps part-to-part skew
s Differential internal design for increased noise
immunity and stable threshold inputs
s VBB reference output
s Single supply
s Enable input
s Latch enable input
s Extra TTL and ECL power/ground pins to reduce
cross-talk/noise
s High drive capability: 24mA each output
s Fully compatible with industry standard 10K, 100K
I/O levels
s Available in 16-pin SOIC package
DESCRIPTION
The SY10/100H841L are single supply, low skew
translating 1:4 clock drivers.
The devices feature a 24mA TTL output stage, with
AC performance specified into a 20pF load capacitance.
A latch is provided on-chip. When LEN is LOW (or left
open, in which case it is pulled low by the internal pull-
downs) the latch is transparent. A HIGH on the enable
pin (EN) forces all outputs LOW.
As frequencies increase to 40MHz and above, precise
timing and shaping of clock signals becomes extremely
important. The H841 solves several clock distribution
problems such as minimizing skew (300ps), maximizing
clock fanout (24mA drive), and precise duty cycle control
through a proprietary differential internal design.
The 10K version is compatible with 10KH ECL logic
levels. The 100K version is compatible with 100K levels.
PIN CONFIGURATION
BLOCK DIAGRAM
VBB
D
D
LEN
DQ
EN
LEN 1
16 Q3
EN 2
15 GT
Q0
GE 3
14 Q2
VE 4 SOIC 13 VT
D 5 Z16-1 12 VT
D6
11 Q1
Q1
VBB 7
10 GT
GT 8
9 Q0
Q2
PIN NAMES
Q3 Pin
Function
GT TTL Ground (0V)
VT TTL VCC (+3.3V)
VE ECL VCC (+3.3V)
GE ECL Ground (0V)
D, D
Signal Input (PECL)
VBB VBB Reference Output (PECL)
Q0 - Q3
Signal Outputs (TTL)
EN Enable Input (PECL)
LEN Latch Enable Input
Rev.: C Amendment: /0
1 Issue Date: May, 1999
1 page  
Micrel
16 LEAD SOIC .300" WIDE (Z16-1)
ClockWorks™
PRELIMINARY
SY10H841L
SY100H841L
Rev. 03
MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
5
5 Page | ||
| Páginas | Total 5 Páginas | |
| PDF Descargar | [ Datasheet SY100H841L.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SY100H841 | SINGLE SUPPLY QUAD PECL-TO-TTL W/LATCHED OUTPUT ENABLE | Micrel Semiconductor |
| SY100H841L | 3.3V SINGLE SUPPLY QUAD PECL-TO-TTL W/LATCHED OUTPUT ENABLE | Micrel Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |