|
|
PDF LTC2433-1 Data sheet ( Hoja de datos )
| Número de pieza | LTC2433-1 | |
| Descripción | Differential Input 16-Bit No Latency DS ADC | |
| Fabricantes | Linear Integrated | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LTC2433-1 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
LTC2433-1
Differential Input
16-Bit No Latency ∆Σ ADC
FEATURES
s 16-Bit Differential ADC in a Tiny MSOP
s Low Supply Current: 200µA, 4µA in Autosleep
s Rail-to-Rail Differential Input/Reference
s 0.12LSB INL, No Missing Codes
s 0.16LSB Full-Scale Error and 5µV Offset
s 1.45µV RMS Noise, Independent of VREF
s Very Low Transition Noise: <0.02LSB
s Operates with a Reference as Low as 100mV with
16-Bit Resolution
s Internal Oscillator—No External Components
Required
s 87dB Min, Simultaneous 50Hz and 60Hz Notch Filter
s Single Supply 2.7V to 5.5V Operation
s Pin Compatible with the 20/24-Bit LTC2431/LTC2411
s Available in 10-Lead MSOP Package
U
APPLICATIO S
s Direct Sensor Digitizer
s Weight Scales
s Direct Temperature Measurement
s Gas Analyzers
s Strain-Gage Transducers
s Instrumentation
s Data Acquisition
s Industrial Process Control
DESCRIPTIO
The LTC®2433-1 is a differential input micropower 16-bit
No Latency ∆ΣTM analog-to-digital converter with an inte-
grated oscillator. It provides 0.12LSB INL and 1.45µV
RMS noise independent of VREF. It uses delta-sigma
technology and provides single conversion settling of the
digital filter. Through a single pin, the LTC2433-1 can be
configured for better than 87dB input differential mode
rejection at 50Hz and 60Hz ±2%, or it can be driven by an
external oscillator for a user defined rejection frequency.
The internal oscillator requires no external frequency
setting components.
The converter accepts any external differential reference
voltage from 0.1V to VCC for flexible ratiometric and
remote sensing measurement configurations. The full-
scale differential input range is from – 0.5 •␣ VREF to 0.5 •
VREF. The reference common mode voltage, VREFCM, and
the input common mode voltage, VINCM, may be indepen-
dently set anywhere between GND and VCC. The DC
common mode input rejection is better than 140dB.
The LTC2433-1 communicates through a flexible 3-wire
digital interface which is compatible with SPI and
MICROWIRETM protocols.
, LTC and LT are registered trademarks of Linear Technology Corporation.
No Latency ∆Σ is a trademark of Linear Technology Corporation.
MICROWIRE is a trademark of National Semiconductor Corporation.
TYPICAL APPLICATIO
5V REF
1µF
4.9k
(100mV)
100Ω
1
VCC
2 REF+
4 IN+
10
FO
LTC2433-1
5 IN–
9
SCK
3 REF–
SDO 8
6
GND
CS 7
24331 TA01
= EXTERNAL CLOCK SOURCE
= INTERNAL OSC/SIMULTANEOUS
50Hz/60Hz REJECTION
3-WIRE
SPI INTERFACE
Minimum Resolvable Signal vs VREF
90
80
70
60
50
40
30
20
10
0
0 1 2 345
VREF (V)
24331 TA02
*FOR VREF ≥ 0.5V THE RESOLUTION
IS LIMITED BY STEP SIZE
24331fa
1
1 page  
LTC2433-1
WU
TI I G CHARACTERISTICS The q denotes specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 3)
SYMBOL
fEOSC
tHEO
tLEO
tCONV
fISCK
DISCK
fESCK
tLESCK
tHESCK
tDOUT_ISCK
tDOUT_ESCK
t1
t2
t3
t4
tKQMAX
tKQMIN
t5
t6
PARAMETER
External Oscillator Frequency Range
External Oscillator High Period
External Oscillator Low Period
Conversion Time
Internal SCK Frequency
Internal SCK Duty Cycle
External SCK Frequency Range
External SCK Low Period
External SCK High Period
Internal SCK 19-Bit Data Output Time
External SCK 19-Bit Data Output Time
CS ↓ to SDO Low Z
CS ↑ to SDO High Z
CS ↓ to SCK ↓
CS ↓ to SCK ↑
SCK ↓ to SDO Valid
SDO Hold After SCK ↓
SCK Set-Up Before CS ↓
SCK Hold After CS ↓
CONDITIONS
FO = 0V
External Oscillator (Note 10)
Internal Oscillator (Note 9)
External Oscillator (Notes 9, 10)
(Note 9)
(Note 8)
(Note 8)
(Note 8)
Internal Oscillator (Notes 9, 11)
External Oscillator (Notes 9, 10)
(Note 8)
(Note 9)
(Note 8)
(Note 5)
MIN TYP MAX UNITS
q 2.56
2000 kHz
q 0.25
390 µs
q 0.25
390 µs
q 143.8
146.7 149.6
q 20510/fEOSC (in kHz)
17.5
fEOSC/8
q 45
55
ms
ms
kHz
kHz
%
q 2000 kHz
q 250
ns
q 250
ns
q 1.06
1.09 1.11
q 152/fEOSC (in kHz)
q 19/fESCK (in kHz)
q0
200
ms
ms
ms
ns
q0
200 ns
q0
200 ns
q 50
ns
q 220 ns
q 15
ns
q 50
ns
q 50 ns
Note 1: Absolute Maximum Ratings are those values beyond which the
life of the device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: VCC = 2.7V to 5.5V unless otherwise specified.
VREF = REF+ – REF–, VREFCM = (REF+ + REF–)/2; VIN = IN+ – IN–,
VINCM = (IN+ + IN–)/2.
Note 4: FO pin tied to GND or to an external conversion clock source
with fEOSC = 139,800Hz unless otherwise specified.
Note 5: Guaranteed by design, not subject to test.
Note 6: Integral nonlinearity is defined as the deviation of a code from
a precise analog input voltage. Maximum specifications are limited by
the LSB step size (VREF/216) and the single shot measurement. Typical
specifications are measured from the center of the quantization band.
Note 7: FO = GND (internal oscillator) or fEOSC = 139,800Hz ±2%
(external oscillator).
Note 8: The converter is in external SCK mode of operation such that
the SCK pin is used as digital input. The frequency of the clock signal
driving SCK during the data output is fESCK and is expressed in kHz.
Note 9: The converter is in internal SCK mode of operation such that
the SCK pin is used as digital output. In this mode of operation the
SCK pin has a total equivalent load capacitance CLOAD = 20pF.
Note 10: The external oscillator is connected to the FO pin. The external
oscillator frequency, fEOSC, is expressed in kHz.
Note 11: The converter uses the internal oscillator.
FO = 0V.
Note 12: 1.45µV RMS noise is independent of VREF. Since the noise
performance is limited by the quantization, lowering VREF improves the
effective resolution.
Note 13: Guaranteed by design and test correlation.
Note 14: The low sleep mode current is valid only when CS is high.
Note 15: These parameters are guaranteed by design over the full
supply and temperature range. Automated testing procedures are
limited by the LSB step size (VREF/65,536).
24331fa
5
5 Page 
LTC2433-1
APPLICATIO S I FOR ATIO
Table 2. LTC2433-1 Output Data Format
Differential Input Voltage
VIN*
VIN* ≥ 0.5 • VREF**
0.5 • VREF** – 1LSB
0.25 • VREF**
0.25 • VREF** – 1LSB
0
Bit 18
EOC
0
0
0
0
0
Bit 17
DMY
0
0
0
0
0
Bit 16
SIG
1
1
1
1
1
–1LSB
0 00
– 0.25 • VREF**
00
– 0.25 • VREF** – 1LSB
00
– 0.5 • VREF**
00
VIN* < –0.5 • VREF**
00
*The differential input voltage VIN = IN+ – IN–.
**The differential reference voltage VREF = REF+ – REF–.
0
0
0
0
Bit 15
MSB
1
0
0
0
0
1
1
1
1
0
Bit 14
0
1
1
0
0
1
1
0
0
1
Bit 13
0
1
0
1
0
1
0
1
0
1
Bit 12
0
1
0
1
0
1
0
1
0
1
…
…
…
…
…
…
…
…
…
…
…
Bit 0
0
1
0
1
0
1
0
1
0
1
–80
–90
–100
–100
–120
–130
–140
48 50 52 54 56 58 60 62
DIFFERENTIAL INPUT SIGNAL FREQUENCY (Hz)
24361 F04
Figure 4. LTC2433-1 Normal Mode
Rejection When Using an Internal Oscillator
Simultaneous Frequency Rejection
The LTC2433-1 internal oscillator provides better than
87dB normal mode rejection over the range of 49Hz to
61.2Hz as shown in Figure 4. For this simultaneous 50Hz/
60Hz rejection, FO should be connected to GND.
When a fundamental rejection frequency different from
the range 49Hz to 61.2Hz is required or when the converter
must be sychronized with an outside source, the LTC2433-1
can operate with an external conversion clock. The conveter
automatically detects the presence of an external clock
signal at the FO pin and turns off the internal oscillator. The
frequency fEOSC of the external signal must be at least
–80
–85
–90
–95
–100
–105
–110
–115
–120
–125
–130
–135
–140
–12 –8 –4 0 4 8 12
DIFFERENTIAL INPUT SIGNAL FREQUENCY
DEVIATION FROM NOTCH FREQUENCY fEOSC/2560(%)
24361 F05
Figure 5. LTC2433-1 Normal Mode Rejection When
Using an External Oscillator of Frequency fEOSC
2560Hz to be detected. The external clock signal duty cycle
is not significant as long as the minimum and maximum
specifications for the high and low periods, tHEO and tLEO,
are observed.
While operating with an external conversion clock of a
frequency fEOSC, the LTC2433-1 provides better than 110dB
normal mode rejection in a frequency range fEOSC/2560
±4%. The normal mode rejection as a function of the input
frequency deviation from fEOSC/2560 is shown in Figure 5.
Whenever an external clock is not present at the FO pin the
converter automatically activates its internal oscillator and
enters the Internal Conversion Clock mode. The LTC2433-1
24331fa
11
11 Page | ||
| Páginas | Total 28 Páginas | |
| PDF Descargar | [ Datasheet LTC2433-1.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LTC2433-1 | Differential Input 16-Bit No Latency DS ADC | Linear Integrated |
| LTC2433-1 | Differential Input 16-Bit No Latency ADC |  Linear |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |