|
|
PDF GLT440L16 Data sheet ( Hoja de datos )
| Número de pieza | GLT440L16 | |
| Descripción | 256K X 16 CMOS DYNAMIC RAM | |
| Fabricantes | G-Link | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GLT440L16 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
G-LINK
www.DataSheet4U.com
GLT440L16
256K X 16 CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT
Aug. 2000 (Rev.1.1)
Features :
∗ 262,144 words by 16 bits organization.
∗ Fast access time and cycle time.
∗ Dual CAS Input.
∗ Low power dissipation.
∗ Read-Modify-Write, RAS -Only Refresh,
CAS -Before-RAS Refresh, Hidden Refresh
and Test Mode Capability.
∗ 512 refresh cycles per 8ms.
∗ Available in 40-Pin 400 mil SOJ and 40/44
Pin TSOP(II)
∗ Single +3.3V±10% Power Supply.
∗ All inputs and Outputs are TTL compatible.
∗ Extended Data-Out(EDO) Page Mode
operation.
Description :
The GLT440L16 is a 262,144 x 16 bit
high-performance CMOS dynamic random
access memory. The GLT44016 offers Fast
Page mode with Extended Data Output, and
has both BYTE WRITE and WORD WRITE
access cycles via two CAS pins. The
GLT440L16 has symmetric address and
accepts 512-cycle refresh in 8ms interval.
All inputs are TTL compatible. EDO
Page Mode operation allows random access
up to 512 x 16 bits within a page, with cycle
time as short as 14ns.
The GLT440L16 is best suited for
graphics, and DSP applications requiring
high performance memories.
HIGH PERFORMANCE
Max. RAS Access Time, (tRAC)
Max. Column Address Access Time, (tCAA)
Min. Extended Data Out Page Mode Cycle Time, (tPC)
Min. Read/Write Cycle Time, (tRC)
Max. CAS Access Time, (tCAC)
35
35 ns
13 ns
14 ns
45 ns
11 ns
40
40 ns
20 ns
15 ns
75 ns
12 ns
50
50 ns
25 ns
19 ns
90 ns
13 ns
G-Link Technology Corporation
2701Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
-1-
G-Link Technology Corporation,Taiwan
6F, No. 24-2, Industry E, RD, IV, Science Based
Industrial Park, Hsin Chu, Taiwan.
1 page  
G-LINK
GLT440L16
256K X 16 CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT
Aug. 2000 (Rev.1.1)
DC and Operating Characteristics (1-2)
TA = 0°C to 70°C, VCC=3.3V±10%, VSS=0V, unless otherwise specified.
Sym.
Parameter
ILI Input Leakage Current
(any input pin)
ILO Output Leakage Current
(for High-Z State)
ICC1 Operating Current,
Random READ/WRITE
ICC2 Standby Current,(TTL)
ICC3 Refresh Current,
RAS -Only
ICC4 Operating Current,
EDO Page Mode
ICC5 Refresh Current,
CAS Before RAS
ICC6 Standby Current, (CMOS)
Test Conditions Access
Time
0V ≤ VIN ≤ 5.5V
(All other pins not under
test=0V)
0V ≤ Vout ≤ 5.5V
Output is disabled (Hiz)
tRC = tRC (min.)
tRAC = 35ns
tRAC = 40ns
tRAC = 50ns
Min.
-10
-10
RAS , UCAS , LCAS at
VIH
other inputs ≥VSS
RAS cycling, UCAS ,
LCAS at VIH
tRC = tRC (min.)
RAS at VIL,
UCAS , LCAS address
cycling:tPC=tPC(min.)
RAS , UCAS , LCAS
address cycling:
tRC=tRC (min.)
tRAC = 35ns
tRAC = 40ns
tRAC = 50ns
tRAC = 35ns
tRAC = 40ns
tRAC = 50ns
tRAC = 35ns
tRAC = 40ns
tRAC = 50ns
RAS ≥VCC-0.2V,
UCAS ≥VCC-0.2V,
Typ
Max. Unit Notes
+10 µA
+10 µA
160
145 mA 1,2
125
4 mA
160
145 mA
125
2
160
145 mA 1,2
125
160 mA
145
125
1
1 mA
VCC Supply Voltage
VIL Input Low Voltage
VIH Input High Voltage
VOL Output Low Voltage
VOH Output High Voltage
LCAS ≥VCC-0.2V,
All other inputs VSS
IOL = 2mA
IOH = -2mA
3.0
-0.3
2.0V
2.4
3.6
0.8
VCC+0.3
0.4
V
V
V
V
V
3
3
Notes:
1.ICC is dependent on output loading when the device output is selected. Specified ICC(max.) is measured with
the output open.
2.ICC is dependent upon the number of address transitions specified ICC(max.) is measured with a maximum of
one transition per address cycle in random Read/Write and EDO Fast Page Mode.
3.Specified VIL(min.) is steady state operation. During transitions VIL(min.) may undershoot to –0.3V for a period
not to exceed 20ns. All AC parameters are measured with VIL(min.)≥VSS and VIH(max.)≤VCC.
AC Characteristics
G-Link Technology Corporation
2701Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
-5-
G-Link Technology Corporation,Taiwan
6F, No. 24-2, Industry E, RD, IV, Science Based
Industrial Park, Hsin Chu, Taiwan.
5 Page 
G-LINK
GLT440L16
256K X 16 CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT
Aug. 2000 (Rev.1.1)
Fast Page Read Cycle
VIH-
RAS
VIL-
VIH-
CAS
VIL-
VIH-
Address
VIL-
VIH-
WE
VIL-
tRASP
tRP
tCRP
tRCD
tCAS
tPC
tCP tCAS
tASR
tRAD
tRAH
tASC
tCSH
tCAH
ROW
ADDR.
COLUMN
ADDRESS
tRCS
tRCH
tASC
tCAH
COLUMN
ADDRESS
tRCS
tPC
tCP tRSH
tCAS
tASC
tCAH
COLUMN
ADDRESS
tRCS
tRCH
tRRH
tCAC
tCAC
VIH-
OE
VIL-
VIH-
DQ
VIL-
tOEA
tRAC
tCLZ
tAA
tAA
tOFF
tOEZ
tCLZ
tOEA
tAA
tOFF tCLZ
tOEZ
tOFF
tOEZ
VALID
DATA-UOT
VALID
DATA-UOT
VALID
DATA-UOT
Fast Page Write Cycle NOTE : DOUT = Open
VIH-
RAS
VIL-
tCRP
tRCD
tPC
tCAS
tCP
tRASP
tPC
tCAS
tRHCP
tCP tRSH
VIH-
CAS
VIL-
VIH-
Address
VIL-
tASR
tRAD
tRAH
tASC
tCSH
tCAH
ROW
ADDR.
COLUMN
ADDRESS
tCAS
tASC
tCAH
COLUMN
ADDRESS
tASC
tCAH
COLUMN
ADDRESS
Don't Care
tRP
tWCS
tWCH
tWCS tWCH
tWCS
tWCH
VIH-
WE
VIL-
VIH-
OE
VIL-
tWP
tCWL
tDS tDH
tWP
tCWL
tWP
tCWL
tRWL
tDS tDS
tDS tDS
VIH-
DQ
VIL-
VALID
DATA-IN
VALID
DATA-IN
VALID
DATA-IN
Don't Care
G-Link Technology Corporation
2701Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
- 11 -
G-Link Technology Corporation,Taiwan
6F, No. 24-2, Industry E, RD, IV, Science Based
Industrial Park, Hsin Chu, Taiwan.
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet GLT440L16.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GLT440L16 | 256K X 16 CMOS DYNAMIC RAM | G-Link |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |