Datasheet.kr   

NJ8821 데이터시트 PDF




General Electric Company에서 제조한 전자 부품 NJ8821은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 NJ8821 자료 제공

부품번호 NJ8821 기능
기능 FREQUENCY SYNTHESISER
제조업체 General Electric Company
로고 General Electric Company 로고


NJ8821 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 5 페이지수

미리보기를 사용할 수 없습니다

NJ8821 데이터시트, 핀배열, 회로
www.DataSheet4U.com
NJ8821
NJ8821
DS3278-1.3
FREQUENCY SYNTHESISER (MICROPROCESSOR INTERFACE)
WITH RESETTABLE COUNTERS
The NJ8821 is a synthesiser circuit fabricated on the GPS
CMOS process and is capable of achieving high sideband
attenuation and low noise performance. It contains a reference
oscillator, 11-bit programmable reference divider, digital and
sample-and-hold comparators, 10-bit programmable ‘M’ counter,
7-bit programmable ‘A’ counter and the necessary control and
latch circuitry for accepting and latching the input data.
Data is presented as eight 4-bit words under external control
from a suitable microprocessor..
It is intended to be used in conjunction with a two-modulus
prescaler such as the SP8710 series to produce a universal
binary coded synthesiser.
The NJ8821 is available in Plastic DIL (DP) and Miniature
Plastic DIL (MP) packages, both with operating temperature
range of 230°C to 170°C. The NJ8821MA is available only in
Ceramic DIL package with operating temperature range of
240°C to 185°C.
FEATURES
s Low Power Consumption
s Microprocessor Compatible
s High Performance Sample and Hold Phase Detector
s >10MHz Input Frequency
ORDERING INFORMATION
NJ8821 BA DP Plastic DIL Package
NJ8821 BA MP Miniature Plastic DIL Package
NJ8821 MA DG Ceramic DIL Package
PDA 1
20 CH
PDB 2
19 RB
LD 3
18 MC
FIN 4
17 DS2
VSS 5
16 DS1
NJ8821
VDD 6
15 DS0
OSC IN 7
14 PE
OSC OUT 8
13 NC
D0 9
D1 10
12 D3
11 D2
DP20, MP20
DG20
Fig.1 Pin connections - top view
ABSOLUTE MAXIMUM RATINGS
Supply voltage, VDD2VSS
Input voltage
20·5V to 7V
Open drain output, pin 3
7V
All other pins
Storage temperature
VSS20·3V to VDD10·3V
265°C to 1150°C
(DG package, NJ8821MA)
Storage temperature
255°C to 1125°C
(DP and MP packages, NJ8821)
PROGRAM 14
ENABLE (PE)
OSC IN 7
OSC OUT 8
DATA
INPUTS
D0
D1
D2
D3
9
10
11
12
FIN 4
VDD 6
VSS 5
LATCH SELECT
LOGIC
DATA SELECT INPUTS
DS0 DS1 DS2
15 16 17
TO
INTERNAL
LATCHES
REFERENCE COUNTER
(11BITS)
42 fr
LATCH 6 LATCH 7 LATCH 8
LATCH 4 LATCH 5
‘A’ COUNTER
(7 BITS)
LATCH 1 LATCH 2 LATCH 3
‘M’ COUNTER
(10 BITS)
fv
CONTROL LOGIC
Fig.2 Block diagram
RB CH
19 20
SAMPLE/HOLD
PHASE
DETECTOR
1 PDA
FREQUENCY/
PHASE
DETECTOR
2 PDB
3 LOCK DETECT (LD)
VSS
18
MODULUS
CONTROL
OUTPUT (MC)




NJ8821 pdf, 반도체, 판매, 대치품
NJ8821
PROGRAMMING
Timing is generated externally, normally from a
microprocessor, and allows the user to change the data in
selected latches as defined by the data map Fig.5. The PE pin
is used as a strobe for the data: taking PE high causes data to
be transferred from the data pins (D0-D3) into the addressed
latch. Following the falling edge of PE, the data is retained in
the addressed latch and the data inputs are disabled. Data
transfer from all internal latches into the counters occurs
simultaneously with the transfer of data into latch 1, which
would therefore normally be the last latch addressed during
each channel change. Timing information for this mode of
operation is given in Fig. 6.
When re-programming, a reset to zero state is followed by
reloading with the new counter values. This means that the
synthesiser loop lock-up time is well defined and less than
10ms. If shorter lock-up times are are required when making
only small changes in frequency, the GPS NJ8823 (with non-
resettable counters) should be considered.
WORD DS2 DS1 DS0 D3 D2 D1 D0
1 0 0 0 M1 M0 - -
2 0 0 1 M5 M4 M3 M2
3 0 1 0 M9 M8 M7 M6
4 0 1 1 A3 A2 A1 A0
5 1 0 0 - A6 A5 A4
6 1 0 1 R3 R2 R1 R0
7 1 1 0 R7 R6 R5 R4
8 1 1 1 - R10 R9 R8
Fig. 5 Data map
DS0-DS2
PE
D0 - D3
tDS
tSE
tW(ST)
tDH
tHE
Fig. 6 Timing diagram
PHASE COMPARATORS
The digital phase/frequency detector drives a three-state
output, PDB, which provides a ‘coarse’ error signal to enable
fast switching between channels. The PDB output is active
until the phase error is within the sample and hold phase
detector, PDA, window, when PDB becomes high impedance.
Phase-lock is indicated at this point by a low level on LD. The
sample and hold phase detector provides a ‘fine’ error signal
to give further phase adjustment and to hold the loop in lock.
An internally generated ramp, controlled by the digital
output from both the reference and main divider chains, is
sampled at the reference frequency to give the ‘fine’ error
signal, PDA. When in phase lock, this output would be typically
at (VDD2VSS)/2 and any offset from this would be proportional
to phase error. The relationship between this offset and the
phase error is the phase comparator gain, which is
programmable with an external resistor, RB. An internal 50pF
capacitor is used in the sample and hold comparator.
CRYSTAL OSCILLATOR
When using the internal oscillator, the stability may be
enhanced at high frequencies by the inclusion of a resistor
between pin 8 (OSC OUT) and the other components. A value
of 150-270is advised.
PROGRAMMING/POWER UP
Data and signal input pins should not have input applied to
them prior to the application of VDD, as otherwise latch-up may
occur.
4

4페이지












구       성 총 5 페이지수
다운로드[ NJ8821.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
NJ8820

FREQUENCY SYNTHESISER (PROM INTERFACE)

Zarlink Inc
Zarlink Inc
NJ8821

FREQUENCY SYNTHESISER (MICROPROCESSOR INTERFACE) WITH RESETTABLE COUNTERS

Zarlink Inc
Zarlink Inc

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵