A49FL004 PDF 데이터시트 ( Data )

부품번호

A49FL004 기능

기능

4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory

제조업체

AMIC Technology

로고

A49FL004 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.

전체 30 페이지

미리보기를 사용할 수 없습니다

www.DataSheet4U.com

Preliminary

A49FL004

4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory

Document Title

4 Mbit CMOS 3.3 Volt-only Firmware Hub/LPC Flash Memory

Revision History

Rev. No. History

0.0 Initial issue

Issue Date

September 23, 2005

Remark

Preliminary

PRELIMINARY (September, 2005, Version 0.0)

AMIC Technology, Corp.

PIN CONFIGURATIONS

Figure 1: 32-Pin PLCC

A49FL004

FWH

GPI1

GPI0

TBL

ID3

ID2

ID1

ID0

FWH0

LPC

GPI1

GPI0

TBL

RES

LAD0

A/A Mux

I/O0

32-pin PLCC

A/A Mux LPC FWH

29 IC

GND GND

GND

27 NC NC

26 NC NC

25 VDD VDD VDD

24 OE INIT INIT

23 WE LFRAME FWH4

22 NC NC

21 I/O7 RES RES

Figure 2: 32-Pin TSOP

FWH

NDC

GND

GPI4

CVLDK

NDC

RST

GPI3

GPI2

GPI1

GPI0

TBL

LVPDC

NDC

GND

GPI4

CVLDK

NDC

RST

GPI3

GPI2

GPI1

GPI0

TBL

A/A Mux

NDC

GND

A10

RV/DC

NDC

RST

32-lead TSOP ( 8 MM X 14 MM )

Top View

A/A Mux LPC

FWH

32 OE INIT

INIT

VDD

I/O7

LNFRAME

RCES

LFRAME

RES

28 I/O6 RES

RES

27 I/O5 RES

RES

26 I/O4 RES

RES

25 I/O3 LAD3

LAD3

24 VSS GND GND

23 I/O2 LAD2 LAD2

22 I/O1 LAD1

LAD1

21 I/O0 LAD0 LAD0

20 A0 RES

RES

19 A1 RES

RES

18 A2 RES

17 A3 RES

RES

PRELIMINARY (September, 2005, Version 0.0)

AMIC Technology, Corp.

4페이지

A49FL004

FWH MODE SELECTION

The A49FL004 can operate in two configurable interfaces:

The In-System Hardware interface and Address/Address

Multiplexed (A/A Mux) interface controlled by IC pin. If the IC

pin is set to logic high (VIH), the devices enter into A/A Mux

interface mode. If the IC pin is set logic low (VIL), the device

will be in in-system hardware interface mode. During the in-

system hardware interface mode, the device can

automatically detect the Firmware Hub (FWH) or Low Pin

Count (LPC) memory cycle sent from host system and

response to the command accordingly. The IC pin must be

setup during power-up or system reset, and stays no change

during device operation.

When working in-system, typically on a PC or Notebook for

Intel Platform, the A49FL004 enters into the FWH mode

automatically. The device is configured to interface with its

host using Intel’s Firmware Hub proprietary protocol.

Communication between the host (Intel ICH) and the

A49FL004 occurs via the 4-bit I/O communication signal,

FWH[3:0] and FWH4. In A/A Mux mode, the device is

programmed via 11-bit address A[10:0] and 8-pin data

I/O[7:0] interfaces. The address inputs are multiplexed in row

and column selected by column the control signal R/C . The

column addresses are mapped to the higher internal

addresses, and the row addresses are mapped to the lower

internal addresses.

FWH MODE OPERATION

In FWH mode, the A49FL004 is connected through a 5-pin

communication interface - FWH[3:0] and FWH4 pins to work

with Intel® Family of I/O Controller Hubs (ICH) chipset

platforms. The FWH mode also supports JEDEC standard

Software Data Protection (SDP) product ID entry, byte

program, sector erase, and block erase command

sequences. The chip erase command sequence is only

available in A/A Mux mode.

The addresses and data are transmitted through the 4-bit

FWH[3:0] bus synchronized with the input clock on CLK pin

during a FWH memory cycle operation. The address or data

on FWH[3:0] bus is latched on the rising edge of the clock.

The device enters standby mode when FWH4 is high and no

internal operation is in progress. The device is in ready mode

when FWH4 is low and no activity is on the bus.

FWH Read Operation

FWH Read Operations read from the memory cells or

specific registers in the FWH device. A valid FWH Read

operation starts when FWH4 is Low as CLK rises and a

START value “1101b” is on FWH[3:0]. Addresses and data

are transferred to and from the device decided by a series of

“fields”. Field sequences and contents are strictly defined for

FWH Read Operations. Refer to Table 2 for FWH Read

Cycle definition.

FWH Write Operation

FWH Write operations write the FWH Interface or FWH

registers. A valid FWH Write operation starts when FWH4 is

Low as CLK rises and a START value “1110b” is on

FWH[3:0]. Addresses and data are transferred to and from

the device decided by a series of “fields”. Field sequences

and contents are strictly defined for FWH Write operations.

Refer to Table 3 for FWH Write Cycle Definition.

FWH Abort Operation

The FWH4 signal indicates the start of a memory cycle or the

termination of a cycle in FWH mode. Asserting FWH4 for one

or more clock cycle with a valid START value on FWH[3:0]

will initiate a memory read or memory write cycle. If the

FWH4 is driven low again for one or more clock cycles during

this cycle, this cycle will be terminated and the device will

wait for the ABORT command “1111b” to release the

FWH[3:0] bus. If the abort occurs during the program or

erase operation such as checking the operation status with

Data Polling (I/O7) or Toggle Bit (I/O6) pins, the read status

cycle will be aborted but the internal program or erase

operation will not be affected. Only the reset operation

initiated by RST or INIT pin can terminate the program or

erase operation.

Response To Invalid Fields

During FWH operations, the device will not explicitly indicate

that it has received invalid field sequences. The response to

specific invalid fields or sequences is as follows:

Address out range: The FWH address sequence is 7 fields

long (28 bits), but only the last five address fields (20 bits)

will be decoded by A49FL004. Address A22 has the special

function of directing reads and writes to the flash memory

(A22=1) or to the register space (A22=0).

Invalid IMSIZE Field: If the FWH device receives and invalid

size field during a Read or Write operation, the device will

reset and no operation will be attempted. The A49FL004 will

not generate any kind of response in this situation. Invalid

size field for a Read/Write cycles are anything but “0000b”.

PRELIMINARY (September, 2005, Version 0.0)

AMIC Technology, Corp.

7페이지

구 성

총 30 페이지

다운로드

[ A49FL004.PDF 데이터시트 ]

AMIC Technology에서 제조한 전자 부품 A49FL004은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.

A49FL004의 기능 및 특징 중 하나는 "4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory" 입니다.

일반적으로, AMIC Technology에서 제조되는 전자부품들은 우수한 성능과
품질에 대한 신뢰성을 갖추고 있습니다.

구매 문의

일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ]

PDF 형식의 A49FL004 데이터시트 제공 ( 특징, 기능 )

관련 데이터시트

부품번호	상세설명 및 기능	제조사
A49FL004	4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory	AMIC Technology