Datasheet.kr   

K7P163866A 데이터시트 PDF




Samsung semiconductor에서 제조한 전자 부품 K7P163866A은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 K7P163866A 자료 제공

부품번호 K7P163866A 기능
기능 (K7P161866A / K7P163866A) 512Kx36 AND 1Mx18 Synchronous Pipelined SRAM
제조업체 Samsung semiconductor
로고 Samsung semiconductor 로고


K7P163866A 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 14 페이지수

미리보기를 사용할 수 없습니다

K7P163866A 데이터시트, 핀배열, 회로
www.DataSheet4U.com
K7P163666A
K7P161866A
Document Title
512Kx36 & 1Mx18 Synchronous Pipelined SRAM
512Kx36 & 1Mx18 SRAM
Revision History
Rev. No.
Rev. 0.0
History
- Initial Document
Rev. 0.1
- Absolute maximum ratings are changed
VDD : 2.815 - > 3.13
VDDQ : 2.815 - > 2.4
VTERM : 2.815 - > VDDQ+0.5 (2.4V MAX)
- Recommended DC operating conditions are changed
VREF / VCM-CLK : 0.68 - > 0.6, 0.95 - > 0.9
- DC characteristics is changed
ISBZZ : 150 - > 128
- AC Characteristics are changed
TAVKH / TDVKH / TWVKH / TSVKH : 0.4 / 0.5 / 0.5 - > 0.3 / 0.3 / 0.3
TKHAX / TKHDX / TKHWX / TKHSX : 0.5 / 0.5 / 0.5 - > 0.5 / 0.6 / 0.6
Rev. 0.2
- Recommended DC operating condition is changed
Max VDIF-CLK : VDDQ+0.3 -> VDDQ+0.6
Rev. 0.3
- Correct typo
VDD -> VDDQ: in MODE CONTROL at page4
Draft Date
Dec. 2001
Oct. 2002
Remark
Advance
Advance
Jan. 2003
Sep. 2003
Advance
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the
right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters
of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or cortact Headquarters.
-1-
Sep. 2003
Rev 0.3




K7P163866A pdf, 반도체, 판매, 대치품
K7P163666A
K7P161866A
512Kx36 & 1Mx18 SRAM
FUNCTION DESCRIPTION
The K7P163666A and K7P161866A are 18,874,368 bit Synchronous Pipeline Mode SRAM. It is organized as 524,288 words of 36
bits(or 1,048,576 words of 18 bits)and is implemented in SAMSUNGs advanced CMOS technology.
Single differential HSTL level K clocks are used to initiate the read/write operation and all internal operations are self-timed. At the
updated from output registers edge of the next rising edge of the K clock. An internal write data buffer allows write data to follow one
cycle after addresses and controls. The package is 119(7x17) Ball Grid Array with balls on a 1.27mm pitch.
Read Operation
During reads, the address is registered during the frist clock edge, the internal array is read between this first edge and the second
edge, and data is captured in the output register and driven to the CPU during the second clock edge. SS is driven low during this
cycle, signaling that the SRAM should drive out the data.
During consecutive read cycles where the address is the same, the data output must be held constant without any glitches. This
characteristic is because the SRAM will be read by devices that will operate slower than the SRAM frequency and will require multi-
ple SRAM cycles to perform a single read operation.
Write (Stire) Operation
All addresses and SW are sampled on the clock rising edge. SW is low on the rising clock. Write data is sampled on the rising clock,
one cycle after write address and SW have been sampled by the SRAM. SS will be driven low during the same cycle that the
Address, SW and SW[a:d] are valid to signal that a valid operation is on the Address and Control Input.
Pipelined write are supported. This is done by using write data buffers on the SRAM that capture the write addresses on one write
cycle, and write the array on the next write cycle. The "next write cycle" can actually be many cycles away, broken by a series of
read cycles. Byte writes are supported. The byte write signals SW[a:d] signal which 9-bit bytes will be writen. Timing of SW[a:d] is the
same as the SW signal.
Bypass Read Operation
Since write data is not fully written into the array on first write cycle, there is a need to sense the address in case a future read is to be
done from the location that has not been written yet. For this case, the address comparator check to see if the new read address is
the same as the contents of the stored write address Latch. If the contents match, the read data must be supplied from the stored
write data latch with standard read timing. If there is no match, the read data comes from the SRAM array. The bypassing of the
SRAM array occurs on a byte by byte basis. If one byte is written and the other bytes are not, read data from the last written will have
new byte data from the write data buffer and the other bytes from the SRAM array.
Programmable Impedance Output Buffer Operation
This HSTL Late Write SRAM has been designed with programmable impedance output buffers. The SRAMs output buffer impedance
can be adjusted to match the system data bus impedance, by connecting a external resistor (RQ) between the ZQ pin of the SRAM
and VSS. The value of RQ must be five times the value of the intended line impedance driven by the SRAM. For example, a 250
resistor will give an output buffer impedance of 50. The allowable range of RQ is from 175to 350. Internal circuits evaluate and
periodically adjust the output buffer impedance, as the impedance is affected by drifts in supply voltage and temperature. One evalu-
ation occurs every 32 clock cycles, with each evaluation moving the output buffer impedance level only one step at a time toward the
optimum level. Impedance updates occur when the SRAM is in High-Z state, and thus are triggered by write and deselect operations.
Updates will also be triggered with G HIGH initiated High-Z state, providing the specified G setup and hold times are met. Impedance
match is not instantaneous upon power-up. In order to guarantee optimum output driver impedance, the SRAM requires a minimum
number of non-read cycles (1,024) after power-up. The output buffers can also be programmed in a minimum impedance configura-
tion by connecting ZQ to VSS or VDD.
Mode Control
There are two mode control select pins (M1 and M2) used to set the proper read protocol. This SRAM supports single clock pipelined
operating mode. For proper specified device operation, M1 must be connected to VSS and M2 must be connected to VDDQ. These
mode pins must be set at power-up and must not change during device operation.
Power-Up/Power-Down Supply Voltage Sequencing
The following power-up supply voltage application is recommended: VSS, VDD, VDDQ, VREF, then VIN. VDD and VDDQ can be applied
simultaneously, as long as VDDQ does not exceed VDD by more than 0.5V during power-up. The following power-down supply voltage
removal sequence is recommended: VIN, VREF, VDDQ, VDD, VSS. VDD and VDDQ can be removed simultaneously, as long as VDDQ
does not exceed VDD by more than 0.5V during power-down.
Sleep Mode
Sleep mode is a low power mode initiated by bringing the asynchronous ZZ pin high. During sleep mode, all other inputs are ignored
and outputs are brought to a High-Impedance state. Sleep mode current and output High-Z are guaranteed after the specified sleep
mode enable time. During sleep mode the memory array data content is preserved. Sleep mode must not be initiated until after all
pending operations have completed, as any pending operation is not guaranteed to properly complete after sleep mode is initiated.
Normal operations can be resumed by bringing the ZZ pin low, but only after the specified sleep mode recovery time.
-4-
Sep. 2003
Rev 0.3

4페이지










K7P163866A 전자부품, 판매, 대치품
K7P163666A
K7P161866A
512Kx36 & 1Mx18 SRAM
PIN CAPACITANCE
Parameter
Symbol
Input Capacitance
CIN
Data Output Capacitance
COUT
NOTE : Periodically sampled and not 100% tested.(TA=25°C, f=1MHz)
Test Condition
VIN=0V
VOUT=0V
DC CHARACTERISTICS
Parameter
Average Power Supply Operating Current-x36
(VIN=VIH or VIL, ZZ & SS=VIL)
Average Power Supply Operating Current-x18
(VIN=VIH or VIL, ZZ & SS=VIL)
Power Supply Standby Current
(VIN=VIH or VIL, ZZ=VIH)
Active Standby Power Supply Current
(VIN=VIH or VIL, SS=VIH, ZZ=VIL)
Input Leakage Current
(VIN=VSS or VDDQ)
Output Leakage Current
(VOUT=VSS or VDDQ, DQ in High-Z)
Output High Voltage(Programmable Impedance Mode)
Output Low Voltage(Programmable Impedance Mode)
Output High Voltage(IOH=-0.1mA)
Output Low Voltage(IOL=0.1mA)
Output High Voltage(IOH=-6mA)
Output Low Voltage(IOL=6mA)
Symbol
IDD33
IDD30
IDD25
IDD33
IDD30
IDD25
ISBZZ
ISBSS
ILI
ILO
VOH1
VOL1
VOH2
VOL2
VOH3
VOL3
Min
-
-
-
-
-1
-1
VDDQ/2
VSS
VDDQ-0.2
VSS
VDDQ-0.4
VSS
NOTE :1. Minimum cycle. IOUT=0mA.
2. 50% read cycles.
3. |IOH|=(VDDQ/2)/(RQ/5)±15% @VOH=VDDQ/2 for 175Ω ≤ RQ 350.
4. |IOL|=(VDDQ/2)/(RQ/5)±15% @VOL=VDDQ/2 for 175Ω ≤ RQ 350.
5. Programmable Impedance Output Buffer Mode. The ZQ pin is connected to VSS through RQ.
6. Minimum Impedance Output Buffer Mode. The ZQ pin is connected to VSS or VDD.
Min Max Unit
- 4 pF
- 5 pF
Max
700
620
550
650
570
500
128
200
1
1
VDDQ
VDDQ/2
VDDQ
0.2
VDDQ
0.4
Unit Note
mA 1, 2
mA 1, 2
mA 1
mA 1
µA
µA
V 3,5
V 4,5
V6
V6
V6
V6
-7-
Sep. 2003
Rev 0.3

7페이지


구       성 총 14 페이지수
다운로드[ K7P163866A.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
K7P163866A

(K7P161866A / K7P163866A) 512Kx36 AND 1Mx18 Synchronous Pipelined SRAM

Samsung semiconductor
Samsung semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵