Datasheet.kr   

CAT93C76 데이터시트 PDF




Catalyst Semiconductor에서 제조한 전자 부품 CAT93C76은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 CAT93C76 자료 제공

부품번호 CAT93C76 기능
기능 8K-Bit Microwire Serial EEPROM
제조업체 Catalyst Semiconductor
로고 Catalyst Semiconductor 로고


CAT93C76 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 10 페이지수

미리보기를 사용할 수 없습니다

CAT93C76 데이터시트, 핀배열, 회로
CAT93C76 (Rev. A)
8K-Bit Microwire Serial EEPROM
FEATURES
I High speed operation: 3MHz @ VCC 2.5V
I Low power CMOS technology
I 1.8 to 5.5 volt operation
I Selectable x8 or x16 memory organization
I Self-timed write cycle with auto-clear
I Software write protection
ALOGEN FR
LEA D F REETM
I Power-up inadvertant write protection
I 1,000,000 Program/erase cycles
I 100 year data retention
I Industrial and extended temperature ranges
I Sequential read
I “Green” package option available
DESCRIPTION
The CAT93C76 is an 8K-bit Serial EEPROM memory
device which is configured as either registers of 16 bits
(ORG pin at VCC or Not Connected) or 8 bits (ORG pin
at GND). Each register can be written (or read) serially
by using the DI (or DO) pin. The CAT93C76 is
manufactured using Catalyst’s advanced CMOS
EEPROM floating gate technology. The device is
designed to endure 1,000,000 program/erase cycles
and has a data retention of 100 years. The device is
available in 8-pin DIP, SOIC, TSSOP and 8-pad TDFN
packages.
PIN CONFIGURATION
FUNCTIONAL SYMBOL
DIP Package (P, L)
www.DataSheet4U.com
SOIC Package (S, V)
VCC
CS 1
SK 2
DI 3
DO 4
8 VCC
7 NC
6 ORG
5 GND
CS 1
SK 2
DI 3
DO 4
TSSOP Package (U,Y)
8 VCC
7 NC
6 ORG
5 GND
ORG
CS
SK
DI
DO
CS 1
SK 2
DI 3
DO 4
8 VCC
7 NC
6 ORG
5 GND
TDFN Package (RD4, ZD4)
CS 1
SK 2
DI 3
DO 4
8 VCC
7 NC
6 ORG
5 GND
Top View
GND
PIN FUNCTIONS
Pin Name
CS
Function
Chip Select
SK Serial Clock Input
DI Serial Data Input
DO Serial Data Output
VCC
GND
+1.8 to 5.5V Power Supply
Ground
ORG
Memory Organization
NC No Connection
Note: When the ORG pin is connected to VCC, x16 organization is
selected. When it is connected to ground, x8 organization is selected.
If the ORG pin is left unconnected, then an internal
pull-up device will select x16 organization.
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice.
Doc. No. 1090, Rev. A




CAT93C76 pdf, 반도체, 판매, 대치품
CAT93C76
POWER-UP TIMING (1)(2)
Symbol
tPUR
tPUW
Parameter
Power-up to Read Operation
Power-up to Write Operation
Max
1
1
Units
ms
ms
A.C. TEST CONDITIONS
Input Rise and Fall Times
50ns
Input Pulse Voltages
Timing Reference Voltages
Input Pulse Voltages
Timing Reference Voltages
0.4V to 2.4V
0.8V, 2.0V
0.2VCC to 0.7VCC
0.5VCC
4.5V VCC 5.5V
4.5V VCC 5.5V
1.8V VCC 4.5V
1.8V VCC 4.5V
NOTE:
(1) These parameters are tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated.
DEVICE OPERATION
The CAT93C76 is a 8192-bit nonvolatile memory
intended for use with industry standard microprocessors.
The CAT93C76 can be organized as either registers of
16 bits or 8 bits. When organized as X16, seven 13-bit
instructions control the read, write and erase operations
of the device. When organized as X8, seven 14-bit
instructions control the read, write and erase
operations of the device. The CAT93C76 operates on
a single power supply and will generate on chip, the high
voltage required during any write operation.
Instructions, addresses, and write data are clocked into
the DI pin on the rising edge of the clock (SK). The DO
pin is normally in a high impedance state except when
reading data from the device, or when checking the
ready/busy status after a write operation.
The ready/busy status can be determined after the start
of a write operation by selecting the device (CS high) and
polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that
the device is ready for the next instruction. If necessary,
the DO pin may be placed back into a high impedance
state during chip select by shifting a dummy 1into the
DI pin. The DO pin will enter the high impedance state on
the falling edge of the clock (SK). Placing the DO pin into
the high impedance state is recommended in applica-
tions where the DI pin and the DO pin are to be tied
together to form a common DI/O pin.
The format for all instructions sent to the device is a
logical "1" start bit, a 2-bit (or 4-bit) opcode, 10-bit
address (an additional bit when organized X8) and for
write operations a 16-bit data field (8-bit for X8
organizations). The most significant bit of the address is
dont carebut it must be present.
Read
Upon receiving a READ command and an address
(clocked into the DI pin), the DO pin of the CAT93C76 will
come out of the high impedance state and, after sending
an initial dummy zero bit, will begin shifting out the data
addressed (MSB first). The output data bits will toggle on
the rising edge of the SK clock and are stable after the
specified time delay (tPD0 or tPD1).
For the CAT93C76, after the initial data word has been
shifted out and CS remains asserted with the SK clock
continuing to toggle, the device will automatically
increment to the next address and shift out the next data
word in a sequential READ mode. As long as CS is
continuously asserted and SK continues to toggle, the
device will keep incrementing to the next address
automatically until it reaches the end of the address
space, then loops back to address 0. In the sequential
READ mode, only the initial data word is preceeded by
a dummy zero bit. All subsequent data words will follow
without a dummy zero bit.
Write
After receiving a WRITE command, address and the
data, the CS (Chip Select) pin must be deselected for a
minimum of tCSMIN. The falling edge of CS will start the
self clocking clear and data store cycle of the memory
location specified in the instruction. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C76 can be determined by selecting the device
and polling the DO pin. Since this device features Auto-
Clear before write, it is NOT necessary to erase a
memory location before it is written into.
Doc. No. 1090, Rev. A
4

4페이지










CAT93C76 전자부품, 판매, 대치품
Figure 5. EWEN/EWDS Instruction Timing
SK
CS
DI
1 00
*
* ENABLE=11
DISABLE=00
CAT93C76
STANDBY
Figure 6. ERAL Instruction Timing
SK
CS
DI
1
00
10
HIGH-Z
DO
Figure 7. WRAL Instruction Timing
SK
CS
DI
1
000
1
DO
STATUS VERIFY
tCS
STANDBY
tSV
BUSY
tEW
READY
tHZ
HIGH-Z
STATUS VERIFY STANDBY
DN D0
tCSMIN
tSV tHZ
BUSY
tEW
READY
HIGH-Z
7 Doc. No. 1090, Rev. A

7페이지


구       성 총 10 페이지수
다운로드[ CAT93C76.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
CAT93C76

8K-Bit Microwire Serial EEPROM

Catalyst Semiconductor
Catalyst Semiconductor
CAT93C76

8Kb Microwire Serial EEPROM

ON Semiconductor
ON Semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵