|
|
PDF NB100LVEP17 Data sheet ( Hoja de datos )
| Número de pieza | NB100LVEP17 | |
| Descripción | Quad Differential Driver/Receiver | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NB100LVEP17 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
NB100LVEP17
2.5V / 3.3V Quad Differential
Driver/Receiver
Description
The NB100LVEP17 is a 4-bit differential line receiver. The design
incorporates two stages of gain, internal to the device, making it an
excellent choice for use in high bandwidth amplifier applications.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
Inputs of unused gates can be left open and will not affect the
operation of the rest of the device.
Features
• Maximum Input Clock Frequency > 2.5 GHz Typical
• Maximum Input Data Rate > 2.5 Gb/s Typical
• 250 ps Typical Propagation Delay
• Low Profile QFN Package
• PECL Mode Operating Range: VCC = 2.375 V to 3.8 V
with VEE = 0 V
• NECL Mode Operating Range: VCC = 0 V
with VEE = −2.375 V to −3.8 V
• Q Output Will Default LOW with Inputs Open or at VEE
• VBB Output
• These are Pb−Free Devices
http://onsemi.com
MARKING
DIAGRAMS*
TSSOP−20
DT SUFFIX
CASE 948E
N100
VP17
ALYWG
G
24 1
24 PIN QFN
MN SUFFIX
CASE 485L
24
1
N100
VP17
ALYWG
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb−Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
© Semiconductor Components Industries, LLC, 2014
May, 2014 − Rev. 8
1
Publication Order Number:
NB100LVEP17/D
1 page  
NB100LVEP17
Table 5. DC CHARACTERISTICS, PECL VCC = 3.3 V; VEE = 0 V (Note 6)
−40°C
25°C
85°C
Symbol
Characteristic
Min Typ Max Min Typ Max Min Typ Max Unit
IEE
VOH
VOL
VIH
VIL
VBB
VIHCMR
Negative Power Supply Current
Output HIGH Voltage (Note 7)
Output LOW Voltage (Note 7)
Input HIGH Voltage (Single−Ended)
Input LOW Voltage (Single−Ended)
ECL Output Reference Voltage (Note 8)
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 9)
30 40 50 30 40 50 30 40 55 mA
2155 2280 2405 2155 2280 2405 2155 2280 2405 mV
1305 1575 1700 1305 1575 1700 1305 1575 1700 mV
2135
2420 2135
2420 2135
2420 mV
1305
1675 1305
1675 1305
1675 mV
1775 1875 1975 1775 1875 1975 1775 1875 1975 mV
1.2 3.3 1.2 3.3 1.2 3.3 V
IIH Input HIGH Current (@ VIH)
IIL Input LOW Current (@ VIL)
D 0.5
D −150
150
0.5
−150
150
0.5
−150
150 mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
6. Input and output parameters vary 1:1 with VCC. VEE can vary + 0.5 V to −0.3 V.
7. All loading with 50 W to VCC − 2.0 V.
8. Single ended input operation is limited VCC ≥ 3.0 V in PECL mode.
9. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential
input signal.
Table 6. DC CHARACTERISTICS, NECL VCC = 0 V, VEE = −2.375 V to −3.8 V (Note 10)
−40°C
25°C
85°C
Symbol
IEE
VOH
VOL
VIH
VIL
VBB
Characteristic
Negative Power Supply Current
Output HIGH Voltage (Note 11)
Output LOW Voltage (Note 11)
Input HIGH Voltage (Single−Ended)
Input LOW Voltage (Single−Ended)
ECL Output Reference Voltage
(Note 12)
Min Typ Max Min Typ Max Min Typ Max
30 40 50 30 40 50 30 40 55
−1145 −1020 −895 −1145 −1020 −895 −1145 −1020 −895
−1995 −1725 −1600 −1995 −1725 −1600 −1995 −1725 −1600
−1165
−880 −1165
−880 −1165
−880
−1995
−1600 −1995
−1600 −1995
−1600
−1525 −1425 −1325 −1525 −1425 −1325 −1525 −1425 −1325
VIHCMR Input HIGH Voltage Common Mode
VEE + 1.2
0.0
VEE + 1.2
0.0
VEE + 1.2
0.0
Range (Differential Configuration)
(Note 13)
IIH Input HIGH Current (@ VIH)
IIL
Input LOW Current (@ VIL)
D 0.5
D −150
150
0.5
−150
150
0.5
−150
150
Unit
mA
mV
mV
mV
mV
mV
V
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
10. Input and output parameters vary 1:1 with VCC.
11. All loading with 50 W to VCC − 2.0 V.
12. Single ended input operation is limited VEE ≤ −3.0V in NECL mode.
13. VIHCMR min varies 1:1 with VEE, VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the most positive side of the differential
input signal.
http://onsemi.com
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet NB100LVEP17.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NB100LVEP17 | Quad Differential Driver/Receiver | ON Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |