Datasheet.kr   

XRT72L54 데이터시트 PDF




Exar에서 제조한 전자 부품 XRT72L54은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 XRT72L54 자료 제공

부품번호 XRT72L54 기능
기능 FOUR CHANNEL DS3/E3 FRAMER IC
제조업체 Exar
로고 Exar 로고


XRT72L54 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

XRT72L54 데이터시트, 핀배열, 회로
áçwww.DataSheet4U.com
PRELIMINARY
XRT72L54
JANUARY 2001
FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. P1.1.2
GENERAL DESCRIPTION
The XRT72L54, 4 Channel DS3/E3 Framer IC is de-
signed to accept “User Data” from the Terminal
Equipment and insert this data into the “payload” bit-
fields within an “outbound” DS3/E3 Data Stream. Fur-
ther, the Framer IC is also designed to receive an “in-
bound” DS3/E3 Data Stream (from the Remote Ter-
minal Equipment) and extract out the “User Data”.
The XRT72L54 DS3/E3 Framer device is designed to
support full-duplex data flow between Terminal Equip-
ment and an LIU (Line Interface Unit) IC. The Framer
Device will transmit, receive and process data in the
DS3-C-bit Parity, DS3-M13, E3-ITU-T G.751 and E3-
ITU-T G.832 Framing Formats.
The XRT72L54 DS3/E3 Framer IC consists of Four
Transmit sections, Four Receiver sections, Four Per-
formance Monitor Sections and a Microprocessor in-
terface.
The Transmit Sections, include a Transmit Payload
Data Input Interface, a Transmit Overhead data Input
Interface Section, a Transmit HDLC Controller, a
Transmit DS3/E3 Framer block and a Transmit LIU In-
terface Block which permits the Terminal Equipment
to transmit data to a remote terminal.
The Receive Sections, consist of a Receive LIU Inter-
face, a Receive DS3/E3 Framer, a Receive HDLC
Controller, a Receive Payload Data Output Interface,
and a Receive Overhead Data Interface which allows
the local terminal equipment to receive data from re-
mote terminal equipment.
The Microprocessor Interface is used to configure the
Framer IC in different operating modes and monitor
the performance of the Framer.
The Performance Monitor Sections consist of a large
number of "Reset-upon-Read" and "Read-Only" reg-
isters that contain cumulative and "one-second" sta-
tistics that reflect the performance/health of the Four
channels of the Framer IC/system.
FEATURES
Transmits, Receives and Processes data in the
DS3-C-bit Parity, DS3-M13, E3-ITU-T G.751 and
E3-ITU-T G.832 Framing Formats.
6 Channel HDLC Controller - Tx and Rx
Interfaces to all Popular Microprocessors
Integrated Framer Performance Monitor
Available in a 272 Ball PBGA package
3.3V Power Supply, 5V Tolerant I/O
Operating Temperature -40°C to +85°C
APPLICATIONS
Network Interface Units
CSU/DSU Equipment.
PCM Test Equipment
Fiber Optic Terminals
DS3/E3 Frame Relay Equipment
FIGURE 1. BLOCK DIAGRAM OF THE XRT72L54
Reset
TestMode
NibbleLnTF
TxOHEnable
TxOHClk
TxOHFrame
TxAISEn
TxOH
TxOHIns
T3/E3
Transmit
Overhead
Interface
TxLineClk[n:0]
TxPOS[n:0]
TxNEG[n:0]
RxLineClk[n:0]
RxPOS[n:0]
RxNEG[n:0]
ExtLOS
RxOHEnable[n:0]
RxOHClk[n:0]
RxOH[n:0]
RxRed[n:0]
RxOHFrame[n:0]
RxOOF[n:0]
LIU
Interface/
Controller
T3/E3
Receive
Overhead
Interface
Typical Channel n
Where n = 0, 1, 2 & 3
T3/E3 Transmit
Framer
T3/E3
transmit
Input
T3 FEAC & Data
Link Controller
Performance
Monitor
Interrupt
Controller
T3/E3 Receive
Framer
T3/E3
Receive
Output
HDLC
controller
uP
Interface
HDLC
controller
TxOHInd[n:0]
TxNibFrame[n:0]
TxFrame[n:0]
TxNibClk[n:0]
TxLnClk[n:0]
TxFrameRef[n:0]
TxNib[n:0]
TxSer[n:0]
A(11:0)
D(7:0)
ALE_AS
WR_R/W
CS
RDY_DTCK
Reset
INT
MOTO
RD_DS
RxClk[n:0]
RxOHind[n:0]
RxFrame[n:0]
RxNib[n:0]
RxSer[n:0]
RxOUTClk[n:0]
Exar Corporation 48720 Kato Road, Fremont CA, 94538 (510) 668-7000 FAX (510) 668-7017 www.exar.com




XRT72L54 pdf, 반도체, 판매, 대치품
XRT72L54
FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
REV. P1.1.2
áç
PRELIMINARY
TERFACE IS OPERATING IN THE MOTOROLA MODE ..................................................................................... 48
2.3 INTERFACING THE XRT72L54 DS3/E3 FRAMER TO THE LOCAL µC/µP VIA THE MICROPROCESSOR INTERFACE BLOCK
48
2.3.1 Interfacing the XRT72L54 DS3/E3 Framer to the Microprocessor over an 8 bit wide bi-directional Data Bus
48
2.3.2 Data Access Modes ................................................................................................................................ 49
Figure 25. Behavior of Microprocessor Interface signals during an Intel-type Programmed I/O Read Oper-
ation ....................................................................................................................................................... 50
Figure 26. Behavior of the Microprocessor Interface Signals, during an Intel-type Programmed I/O Write
Operation ............................................................................................................................................... 51
Figure 27. Illustration of the Behavior of Microprocessor Interface signals, during a Motorola-type Pro-
grammed I/O Read Operation ............................................................................................................... 52
Figure 28. Illustration of the Behavior of the Microprocessor Interface signal, during a Motorola-type Pro-
grammed I/O Write Operation ............................................................................................................... 53
Figure 29. Behavior of the Microprocessor Interface Signals, during the Initial Read Operation of a Burst
Cycle (Intel Type Processor) ................................................................................................................. 54
Figure 30. Behavior of the Microprocessor Interface Signals, during subsequent Read Operations within
the Burst I/O Cycle ................................................................................................................................ 55
Figure 31. Behavior of the Microprocessor Interface signals, during the Initial Write Operation of a Burst
Cycle (Intel-type Processor) .................................................................................................................. 57
Figure 32. Behavior of the Microprocessor Interface Signals, during subsequent Write Operations within
the Burst I/O Cycle ................................................................................................................................ 58
Figure 33. Behavior of the Microprocessor Interface Signals, during the Initial Read Operation of a Burst
Cycle (Motorola Type Processor) .......................................................................................................... 59
Figure 34. Behavior the Microprocessor Interface Signals, during subsequent Read Operations within the
Burst I/O Cycle (Motorola-type µC/µP) .................................................................................................. 60
Figure 35. Behavior of the Microprocessor Interface signals, during the Initial Write Operation of a Burst
Cycle (Motorola-type Processor) ........................................................................................................... 61
Figure 36. Behavior of the Microprocessor Interface Signals, during subsequent Write Operations with the
Burst I/O Cycle (Motorola-type µC/µP) .................................................................................................. 62
2.4 ON-CHIP REGISTER ORGANIZATION ...................................................................................................................... 62
2.4.1 Framer Register Addressing .................................................................................................................... 62
TABLE 5: REGISTER ADDRESSING OF THE FRAMER PROGRAMMER REGISTERS ......................................... 63
2.4.2 Framer Register Description .................................................................................................................... 66
PART NUMBER REGISTER (ADDRESS = 0X02) .......................................................................................... 69
VERSION NUMBER REGISTER (ADDRESS = 0X03) ..................................................................................... 69
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0X04) ........................................................................ 69
BLOCK INTERRUPT STATUS REGISTER (ADDRESS = 0X05) ........................................................................ 70
TEST REGISTER (ADDRESS = 0X0C) ....................................................................................................... 71
RXDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0X10) ........................................................... 72
RXDS3 STATUS REGISTER (ADDRESS = 0X11) ........................................................................................ 73
RXDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12) ....................................................................... 74
RXDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13) ....................................................................... 75
RXDS3 SYNC DETECT ENABLE REGISTER (ADDRESS = 0X14) ................................................................ 77
RXDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17) ............................................... 77
RXDS3 LAPD CONTROL REGISTER (ADDRESS = 0X18) ........................................................................... 78
RXDS3 LAPD STATUS REGISTER (ADDRESS = 0X19) .............................................................................. 79
2.4.3 Receive E3 Framer Configuration Registers (ITU-T G.832) .................................................................... 79
RXE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0X10) ........................................................... 80
RXE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0X11) ........................................................... 81
RXE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0X12) .................................................................... 82
RXE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0X13) .................................................................... 83
RXE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0X14) .................................................................... 83
RXE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0X15) .................................................................... 85
RXE3 LAPD CONTROL REGISTER (ADDRESS = 0X18) .............................................................................. 86
II

4페이지










XRT72L54 전자부품, 판매, 대치품
áç
XRT72L54
FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
ADVANCED CONFIDENTIAL
REV. P1.1.2
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0X04) ..................................................................... 133
TABLE 10: INTERRUPT SERVICE ROUTINE GUIDE (FOR DS3 APPLICATIONS) ........................................... 133
TABLE 11: INTERRUPT SERVICE ROUTINE GUIDE (FOR E3, ITU-T G.832 APPLICATIONS) ....................... 134
TABLE 12: INTERRUPT SERVICE ROUTINE GUIDE (FOR E3, ITU-T G.751 APPLICATIONS) ....................... 134
2.7.1 Automatic Reset of Interrupt Enable Bits .............................................................................................. 134
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) ...................................................................... 135
2.7.2 One-Second Interrupts .......................................................................................................................... 135
2.8 INTERFACING THE FRAMER TO AN INTEL-TYPE MICROPROCESSOR ........................................................................ 135
TABLE 13: ALTERNATE FUNCTIONS OF PORT 3 PINS ............................................................................. 136
TABLE 14: INTERRUPT SERVICE ROUTINE LOCATION (IN CODE MEMORY) FOR THE INT0* AND INT1* INTERRUPT
INPUT PINS ............................................................................................................................................ 137
Figure 37. Schematic depicting how to interface the XRT72L54 DS3/E3 Framer IC to the 8051 Microcon-
troller ................................................................................................................................................... 137
2.9 INTERFACING THE FRAMER IC TO A MOTOROLA-TYPE MICROPROCESSOR ............................................................ 138
Figure 38. Schematic Depicting how to interface the XRT72L54 DS3/E3 Framer IC to the MC68000 Micro-
processor ............................................................................................................................................ 138
TABLE 15: AUTO-VECTOR TABLE FOR THE MC68000 MICROPROCESSOR .............................................. 139
3.0 The Line Interface and scan section ................................................................................................ 139
Figure 39. Schematic Depicting how to interface the XRT72L54 DS3/E3 Framer IC to the XRT73L04 DS3/
E3/STS-1 LIU IC (one channel shown) ............................................................................................... 140
3.1 BIT-FIELDS WITHIN THE LINE INTERFACE DRIVE REGISTER .................................................................................. 140
LINE INTERFACE DRIVE REGISTER (ADDRESS = 0X80) ..................................................................... 140
TABLE 16: THE RELATIONSHIP BETWEEN THE STATES OF RLOOP, LLOOP AND THE RESULTING LOOP-BACK MODE
WITH THE XRT7300 DEVICE .................................................................................................................. 142
3.2 BIT-FIELDS WITHIN THE LINE INTERFACE SCAN REGISTER ................................................................................... 142
LINE INTERFACE SCAN REGISTER (ADDRESS = 0X81) ...................................................................... 143
XRT72L54 CONFIGURATION ..................................................................................... 144
4.0 DS3 Operation of the XRT72L54 ...................................................................................................... 144
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................... 144
4.1 DESCRIPTION OF THE DS3 FRAMES AND ASSOCIATED OVERHEAD BITS .............................................................. 144
Figure 40. DS3 Frame Format for C-bit Parity ................................................................................... 144
Figure 41. DS3 Frame Format for M13 .............................................................................................. 145
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................... 145
TABLE 17: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 2, (C-BIT PARITY*/M13) WITHIN THE FRAMER OP-
ERATING MODE REGISTER AND THE RESULTING DS3 FRAMING FORMAT ................................................. 146
TABLE 18: C-BIT FUNCTIONS FOR THE C-BIT PARITY DS3 FRAME FORMAT ............................................ 146
4.1.1 Frame Synchronization Bits (Applies to both M13 and C-bit Parity Framing Formats) ......................... 146
4.1.2 Performance Monitoring/Error Detection Bits (Parity) ........................................................................... 147
4.1.3 Alarm and Signaling-Related Overhead Bits ......................................................................................... 147
Valid M-bits, F-bits, and P-bits ........................................................................................ 147
4.1.4 The Data Link Related Overhead Bits ................................................................................................... 148
4.2 THE TRANSMIT SECTION OF THE XRT72L54 (DS3 MODE OPERATION) ............................................................... 148
Figure 42. A Simple Illustration of the Transmit Section, within the XRT72L54, when it has been configured
to operate in the DS3 Mode ................................................................................................................ 149
4.2.1 The Transmit Payload Data Input Interface Block ................................................................................. 149
Figure 43. A Simple Illustration of the Transmit Payload Data Input Interface Block ......................... 150
TABLE 19: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT IN-
TERFACE ............................................................................................................................................... 151
Figure 44. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Inter-
face block (of the XRT72L54) for Mode 1(Serial/Loop-Timing) Operation .......................................... 153
Figure 45. Behavior of the Terminal Interface signals between the Transmit Payload Data Input Interface
block of the XRT72L54 and the Terminal Equipment (for Mode 1 Operation) .................................... 154
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00) ..................................................................... 154
Figure 46. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Inter-
face block of the XRT72L54 for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation ...................... 155
V

7페이지


구       성 총 30 페이지수
다운로드[ XRT72L54.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
XRT72L50

SINGLE CHANNEL DS3/E3 FRAMER IC

Exar Corporation
Exar Corporation
XRT72L52

TWO CHANNEL DS3/E3 FRAMER IC

Exar
Exar

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵