89HPES12T3G2 Datasheet PDF ( Pinout ) - 12-Lane 3-Port Gen2 PCI Express Switch

89HPES12T3G2 Datasheet PDF - IDT

Part Number	*89HPES12T3G2*
Description	12-Lane 3-Port Gen2 PCI Express Switch
Manufacturers	IDT
Logo
There is a preview and 89HPES12T3G2 download ( pdf file ) link at the bottom of this page. Total 30 Pages

Preview 1 page

No Preview Available ! 89HPES12T3G2 datasheet, circuit

www.DataSheet4U.com

12-Lane 3-Port

Gen2 PCI Express® Switch

89HPES12T3G2

Data Sheet

Advance Information*

Device Overview

The 89HPES12T3G2 is a member of IDT’s PRECISE™ family of PCI

Express® switching solutions. The PES12T3G2 is a 12-lane, 3-port

Gen2 peripheral chip that performs PCI Express Base switching with a

feature set optimized for high performance applications such as servers,

storage, and communications/networking. It provides connectivity and

switching functions between a PCI Express upstream port and two

downstream ports and supports switching between downstream ports.

Features

◆ High Performance PCI Express Switch

– Twelve 5 Gbps Gen2 PCI Express lanes

– Three switch ports

• One x4 upstream port

• Two x4 downstream ports

– Low latency cut-through switch architecture

– Support for Max Payload Size up to 2048 bytes

– One virtual channel

– Eight traffic classes

– PCI Express Base Specification Revision 2.0 compliant

◆ Flexible Architecture with Numerous Configuration Options

– Automatic per port link width negotiation to x4, x2 or x1

– Automatic lane reversal on all ports

– Automatic polarity inversion

– Ability to load device configuration from serial EEPROM

Block Diagram

◆ Legacy Support

– PCI compatible INTx emulation

– Bus locking

◆ Highly Integrated Solution

– Incorporates on-chip internal memory for packet buffering and

queueing

– Integrates twelve 5 Gbps embedded SerDes with 8b/10b

encoder/decoder (no separate transceivers needed)

• Receive equalization (RxEQ)

◆ Reliability, Availability, and Serviceability (RAS) Features

– Internal end-to-end parity protection on all TLPs ensures data

integrity even in systems that do not implement end-to-end

CRC (ECRC)

– Supports ECRC and Advanced Error Reporting

– Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O

– Compatible with Hot-Plug I/O expanders used on PC mother-

boards

– Supports Hot-Swap

◆ Power Management

– Utilizes advanced low-power design techniques to achieve low

typical power consumption

– Support PCI Express Power Management Interface specifica-

tion (PCI-PM 2.0)

Frame Buffer

3-Port Switch Core / 12 PCI Express Lanes

Route Table

Port

Arbitration

Scheduler

Transaction Layer

Data Link Layer

Multiplexer / Demultiplexer

Phy

Logical

Layer

SerDes

Transaction Layer

Data Link Layer

Multiplexer / Demultiplexer

Phy

Logical

Layer

SerDes

Transaction Layer

Data Link Layer

Multiplexer / Demultiplexer

Phy

Logical

Layer

SerDes

(Port 0)

(Port 2)

Figure 1 Internal Block Diagram

(Port 4)

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

1 of 31

*Notice: The information in this document is subject to change without notice

September 4, 2007

DSC 6930

IDT 89HPES12T3G2 Data Sheet

Signal

GPIO[0]

GPIO[1]

GPIO[2]

GPIO[3]

GPIO[4]

GPIO[5]

GPIO[6]

GPIO[7]

GPIO[11]

Type

Name/Description

I/O General Purpose I/O.