|
|
|
부품번호 | DFPMUL 기능 |
|
|
기능 | Floating Point Pipelined Multiplier Unit | ||
제조업체 | Digital Core Design | ||
로고 | |||
DFPMUL
www.DataSheet4U.com
Floating Point Pipelined Multiplier Unit
ver 2.70
OVERVIEW
The DFPMUL uses the pipelined mathemat-
ics algorithm to multiply two arguments. The
input numbers format is according to IEEE-
754 standard. DFPMUL supports single pre-
cision real number. Multiply operation was
pipelined up to 7 levels. Input data are fed
every clock cycle. The first result appears
after latency depending on pipeline level and
next results are available each clock cycle.
Full IEEE-754 precision and accuracy were
included.
APPLICATION
● Math coprocessors
● DSP algorithms
● Embedded arithmetic coprocessor
● Data processing & control
KEY FEATURES
● Full IEEE-754 compliance
● Single precision real format support
● Simple interface
● No programming required
● 7 levels pipeline
● Full accuracy and precision
● Overflow, underflow and invalid operation
flags
● Results available at every clock
● Fully configurable
● Fully synthesizable, static synchronous
design with no internal tri-states
DELIVERABLES
♦ Source code:
◊ VHDL Source Code or/and
◊ VERILOG Source Code or/and
◊ ALTERA’s Megafunction or/and
◊ EDIF netlist
♦ VHDL & VERILOG test bench environ-
ment
◊ Active-HDL automatic simulation mac-
ros
◊ NCSim automatic simulation macros
◊ ModelSim automatic simulation macros
◊ Tests with reference responses
♦ Technical documentation
◊ Installation notes
◊ HDL core specification
◊ Datasheet
♦ Synthesis scripts
♦ Example application
♦ Technical support
◊ IP Core implementation support
◊ 3 months maintenance
● Delivery the IP Core updates, minor
and major versions changes
● Delivery the documentation updates
● Phone & email support
LICENSING
Comprehensible and clearly defined licensing
methods without royalty fees make using of
IP Core easy and simply.
Single Design license allows using IP Core in
single FPGA bitstream and ASIC implemen-
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.
| |||
구 성 | 총 3 페이지수 | ||
다운로드 | [ DFPMUL.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
DFPMU | Floating Point Coprocessor | Digital Core Design |
DFPMU-DP | Floating Point Coprocessor Double Precision | Digital Core Design |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |