DataSheet.es    


PDF SPIF225A Data sheet ( Hoja de datos )

Número de pieza SPIF225A
Descripción USB and eSTAT to Serial-ATA Bridge
Fabricantes Sunplus 
Logotipo Sunplus Logotipo



Hay una vista previa y un enlace de descarga de SPIF225A (archivo pdf) en la parte inferior de esta página.


Total 24 Páginas

No Preview Available ! SPIF225A Hoja de datos, Descripción, Manual

www.DataSheet4U.com
SPIF225A
USB and eSATA to Serial-ATA Bridge
JAN. 25, 2007
Version 1.1
Sunplus Innovation Technology reserves the right to change this documentation without prior notice. Information provided by Sunplus Innovation Technology
is believed to be accurate and reliable. However, Sunplus Innovation Technology makes no warranty for any errors which may appear in this document.
Contact Sunplus Innovation Technology to obtain the latest version of device specifications before placing your order. No responsibility is assumed by
Sunplus Innovation Technology for any infringement of patent or other rights of third parties which may result from its use. In addition, SunplusIT products are
not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may
reasonably be expected to result in significant injury to the user, without the express written approval of SunplusIT.

1 page




SPIF225A pdf
4.BLOCK DIAGRAM
www.DataSheet4U.com
SPIF225A
Fig 4-1: SPIF225A Functional Blocks Diagram
© Sunplus Innovation Technology Inc.
Proprietary & Confidential
5
Jan, 25, 2007
Version: 1.1

5 Page





SPIF225A arduino
SPIF225A
6. FUNCTIONAL DESCRIPTIONS
6.1. Power Management
SPIF225A support both USB and SATA power management
mechanism.
Partial mode status is reported in both the SStatus register (‘0010’
in the IPM field) and the SMisc register (bit 4).
If SATA device initial a partial/slumber request, SPIF225A will
decide whether accept or not depend on current USB status. If
USB host is not access SATA device, SPIF225A might let SATA
www.DataSheedte4vUic.ecomgoes into partial/slumber mode and stop its SATA
connection.
Partial mode is cleared by setting the ComWake bit in the Smisc
register. This will send a COMWAKE signal to the device through
the Serial ATA link to initiate a Partial to On sequence. Partial
mode can also be cleared through receipt of OOB signals from the
device.
If USB host try to access SATA device when SATA device is power
down, SPIF225A will issue a comm reset OOB signal to wake up
device and re-establish the SATA connection.
If USB host suspend SPIF225A, SPIF225A will send
partial/slumber request to power down SATA device before goes
into suspend. SPIF225A will also wait up SATA device when it is
wake up by the USB host.
6.1.1. USB Suspend Power Management Mode
USB host will periodically sending SOF packet in constant timing
interval. If device haven’t received any USB bus activity for more
than 3ms, it will have to try to pull up D+ through 1.5K Ohm
resistor to detect whether host want to reset or suspend the device.
If suspend, device will have to power down as much logic as
possible because device must not consume more than 500µA
from VBUS during suspend.
When host try to wake up device drive a Resume-K (DM high, DP
low) to wake up device. If device try to initialize the connection, it
will also drive a Resume-K to host.
6.1.2. SATA Partial Power Management Mode
Partial mode may be initiated by software through the SMisc
register (bit 0). By setting the bit, the software causes PMREQ_P
primitives (Power Management REQuest – Partial) to be sent to
the Serial ATA device, which will respond with either a PMACK or
PMNAK. If a PMACK is received the Partial mode is entered; A
PMNAK is ignored; the request remains asserted.
The Serial ATA device may initiate partial mode. This is indicated
by the reception of PMREQ_P primitives from the device.
Software enables the acknowledgement of this request by setting
the IPM value in the SControl register to ‘00x1’ If enabled, a
PMACK will be sent to the device; if not enabled, a PMNAK will be
sent. When the request is received and its acknowledgement is
enabled, Partial mode is entered.
6.1.3. SATA Slumber Power Management Mode
Slumber mode may be initiated by software through the SMisc
register (bit 1). By setting the bit, software causes PMREQ_S
primitives to be sent to the Serial ATA device, which will respond
with either a PMACK or PMNAK. If a PMACK is received the
Slumber mode is entered. A PMNAK is ignored; the request
remains asserted.
The Serial ATA device may initiate slumber mode. This is indicated
by the reception of PMREQ_S primitives. Software enables the
acknowledgement of this request by setting the IPM value in the
SControl register to ‘001x’. If enabled, a PMACK will be sent to the
device; if not enabled, a PMNAK will be sent. When the request is
received and its acknowledgement is enabled, Slumber mode is
entered.
Slumber mode status is reported in both the SStatus register
(‘0110’ in the IPM field) and the SMisc register (bit 5).
Slumber mode is cleared by setting the ComWake bit in the Smisc
register. This will send a COMWAKE signal to the device through
the Serial ATA link to initiate a Slumber to On sequence. Slumber
mode can also be cleared through receipt of OOB signals from the
device.
6.2. Hot-Plug Support
SPIF225A support both SATA and USB hot-plug feature.
6.2.1. USB Hot-Plug Support
USB device uses VBUS status to detect if it is plug into a host.
When it does, it will raise it D+ and host will detect device present
and start building up communication channel. Device also uses
VBUS falling to detect if it has been unplug from host and will
reset all its status to wait for another plug-in action.
© Sunplus Innovation Technology Inc.
Proprietary & Confidential
11
Jan, 25, 2007
Version: 1.1

11 Page







PáginasTotal 24 Páginas
PDF Descargar[ Datasheet SPIF225A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SPIF225AUSB and eSTAT to Serial-ATA BridgeSunplus
Sunplus

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar