|
|
PDF SYS8512FKX-70 Data sheet ( Hoja de datos )
| Número de pieza | SYS8512FKX-70 | |
| Descripción | 512K x 8 SRAM MODULE | |
| Fabricantes | MOSAIC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SYS8512FKX-70 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
512K x 8 SRAM MODULE
SYS8512FKX-70/85/10/12
Issue 5.0: November 1999
Description
The SYS8512FKX is plastic 4M Static RAM Module
housed in a standard 32 pin Dual-In-Line package
organised as 512K x 8. The module utilises fast
SRAMs housed in TSOP packages, and uses
double sided surface mount techniques, buried
decoder and dual board construction to achieve a
very high density module.
The module has Chip Select, Write Enable and
Output Enable control inputs; the Output Enable
pin allows faster access times than address access
during a Read Cycle.
Block Diagram
Features
• Access Times of 70/85/100/120 ns.
• Low seated height
• 32 Pin 0.6" Dual-In-Line package with
JEDEC compatible pinout.
• 5 Volt Supply ± 10%.
• Low Power Dissipation:
Average (min cycle)
Standby (CMOS)
605mW (maximum).
44mW (maximum).
• Completely Static Operation.
• Equal Access and Cycle Times.
• All Inputs and Outputs Directly TTL Compatible.
• On-board Supply Decoupling Capacitors.
Pin Definition
AO- A 16
D0 - D7
WE
OE
128K x 8
SRAM
CS
128K x 8
SRAM
CS
128K x 8
SRAM
CS
128K x 8
SRAM
CS
DECODER
A17 CS A18
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
D0
D1
D2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin Functions
Address Inputs
Data Input/Output
Chip Select Input
Read/Write Input
Output Enable Input
Power (+5V)
Ground
32 VCC
31 A15
30 A17
29 WE
28 A13
27 A8
26 A9
25 A11
24 OE
23 A10
22 CS
21 D7
20 D6
19 D5
18 D4
17 D3
A0 - A18
D0 - D7
CS
WE
OE
VCC
GND
1 page  
SYS8512FKX-70/85/10/12
www.DataSheet4U.com
Read Cycle Timing Waveform (1,2)
ISSUE 5.0 November 1999
Address
OE
CS
Dout
t RC
t AA
t OE
t OLZ
tACS
t CLZ
t OH
t OHZ
Data Valid
tCHZ
Don't
care.
Notes (1) WE is High for Read Cycle.
(2) tHZ and tOHZ are defined as the time at which the outputs achieve open circuit conditions and are not referenced
to output voltage levels.These parameters are sampled and not 100% tested.
Write Cycle No.1 Timing Waveform
Address
OE
CS
WE
Dout
Din
tWC
tAS (3)
(6)
t AW
t CW (2)
t WR (4)
tOHZ (5)
High-Z
tWP (1)
High-Z
tOW
tDW tDH
Don't
Care
5
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet SYS8512FKX-70.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SYS8512FKX-70 | 512K x 8 SRAM MODULE | MOSAIC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |