|
|
|
부품번호 | KK4034B 기능 |
|
|
기능 | 8-Stage Static Bidirectional Parallel/ Serial Input/Output Bus Register High-Voltage Silicon-Gate CMOS | ||
제조업체 | KODENSHI KOREA | ||
로고 | |||
www.DataSheet4U.com
8-Stage Static Bidirectional Parallel/
Serial Input/Output Bus Register
High-Voltage Silicon-Gate CMOS
TECHNICAL DATA
KK4034B
The KK4034B is a static eight-stage parallel-or serial-input parallel-
output register. It can be used to:
1) bidirectionally transfer parallel information between two buses, 2)
convert serial data to parallel form and direct the parallel data to either of
two buses, 3) store (recirculate) parallel data, or 4) accept parallel data
from either of two buses and convert that data to serial form. Inputs that
control the operations include a single-phase CLOCK (CL), A DATA
ENABLE (AE), ASYNCHRONOUS/SYNCHRONOUS (A/S), A-BUS-
TO-B-BUS/ B-BUS-TO-A-BUS (A/B), and PARALLEL/SERIAL (P/S).
Data inputs include 16 bidirectional parallel data lines of which the
eight A data lines are inputs (3-state outputs) and the B data lines are
ORDERING INFORMATION
KK4034BN Plastic
KK4034BDW SOIC
TA = -55° to 125° C for all packages
outputs (inputs) dependung on the signal level on the A/B input. In
addition, an input for SERIAL DATA is also provided.
All register stages are D-type master-slave flip-flops with separate
master and slave clock inputs generated internally to allow synchronous
or asynchronous data transfer from master to slave.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
LOGIC DIAGRAM
PIN ASSIGNMENT
PIN 24=VCC
PIN 12= GND
1
www.DataSheet4U.com
KK4034B
AC ELECTRICAL CHARACTERISTICS (CL=50pF, RL=200kΩ, Input tr=tf=20 ns)
VCC Guaranteed Limit
Symbol
Parameter
V ≥-55°C 25°C ≤125°C Unit
fmax Maximum Clock Frequency (Figure 2)
5.0 2
10 5
15 7
2 1 MHz
5 2.5
7 3.5
tPHL, tPLH Maximum Propagation Delay, A(B) Parallel
Data In to B(A) Parallel Data Out; Serial to
Parallel Data Out (Figures 1,2)
5.0 700
10 240
15 170
700 1400 ns
240 480
170 340
tPLZ, tPHZ, Maximum Propagation Delay, A/B or AE to
tPZL, tPZH “A” Output (Figure 3)
5.0 400
10 160
15 120
400
160
120
800 ns
320
240
tTHL, tTLH Maximum Output Transition Time, Any Output 5.0 200 200 400 ns
(Figures 1,2)
10 100 100 200
15 80
80 160
CIN Maximum Input Capacitance
- 7.5 pF
TIMING REQUIREMENTS (CL=50pF, RL=200 kΩ, Input tr=tf=20 ns)
Symbol
tsu
Parameter
Minimum Setup Time, Serial Data to Clock
(Figure 4)
tsu Minimum Setup Time, Parallel Data to Clock
(Figure 4)
th Minimum Hold Time, Clock to Data (Figure 4)
tw Minimum Pulse Width, AE, P/S, A/S
(Figure 5)
tw Minimum Pulse Width, Clock (Figure 2)
tr ,tf Minimum Input Rise or Fall Time, Clock
(Figure 2)
VCC Guaranteed Limit
V ≥-55°C 25°C ≤125°C
5.0 160 160 320
10 60
60 120
15 40 40 80
5.0 50
10 30
15 20
50 100
30 60
20 40
5.0 50
10 15
15 10
50 100
15 30
10 20
5.0 350 350 700
10 140 140 280
15 80
80 160
5.0 250 250 500
10 100 100 200
15 70
70 140
5.0 15 15 30
10 15 15 30
15 15 15 30
Unit
ns
ns
ns
ns
ns
ns
4
4페이지 www.DataSheet4U.com
TIMING DIAGRAM
KK4034B
7
7페이지 | |||
구 성 | 총 9 페이지수 | ||
다운로드 | [ KK4034B.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
KK4034B | 8-Stage Static Bidirectional Parallel/ Serial Input/Output Bus Register High-Voltage Silicon-Gate CMOS | KODENSHI KOREA |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |