|
|
|
부품번호 | KK4518B 기능 |
|
|
기능 | Dual Up-Counter High-Voltage Silicon-Gate CMOS | ||
제조업체 | KODENSHI KOREA | ||
로고 | |||
www.DataSheet4U.com
Dual Up-Counter
High-Voltage Silicon-Gate CMOS
TECHNICAL DATA
KK4518B
The KK4518B Dual BCD Up-Counter consists two identical,
internally synchronous 4-stage counters. The counter stages are D-type
flip-flops having interchangeable CLOCK and ENABLE lines for
incrementing on either the positive-going or negative-going transition. For
single-unit operation the ENABLE input is maintained high and the
counter advances on each positive-going transition of the CLOCK. The
counters are cleared by high levels on their RESET lines.
The counter can be cascaded in the ripple mode by connecting Q4 to
the enable input of the subsequent counter while the CLOCK input of the
latter is held low.
• Operating Voltage Range: 3.0 to 18 V
• Maximum input current of 1 µA at 18 V over full package-temperature
range; 100 nA at 18 V and 25°C
• Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
KK4518BN Plastic
KK4518BD SOIC
TA = -55° to 125° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 16=VCC
PIN 8= GND
FUNCTION TABLE
Inputs
Outputs
CLOCK ENABLE RESET
Mode
H L Increment Counter
L L Increment Counter
X L No Change
X L No Change
L L No Change
H L No Change
X X H Q1 thru Q4=L
X = don’t care
1
www.DataSheet4U.com
KK4518B
AC ELECTRICAL CHARACTERISTICS (CL=50pF, RL=200kΩ, Input tr=tf=20 ns)
VCC Guaranteed Limit
Symbol
Parameter
V ≥-55°C 25°C ≤125°C
fmax Maximum Clock Frequency, (Figure 1)
5.0 1.5
10 3
15 4
1.5 0.75
3 1.5
42
tPHL, tPLH Maximum Propagation Delay, Clock or Enable
to Output (Figures 1,3)
5.0
10
15
560
230
160
560 1120
230 460
160 320
tPHL Maximum Propagation Delay, Reset to Output 5.0 650
(Figure 2)
10 225
15 170
650 1300
225 450
170 340
tTHL, tTLH Maximum Output Transition Time, Any Output 5.0 200 200 400
(Figure 1)
10 100 100 200
15 80
80 160
CIN Maximum Input Capacitance
- 7.5
Unit
MHz
ns
ns
ns
pF
TIMING REQUIREMENTS (CL=50pF, RL=200 kΩ, Input tr=tf=20 ns)
Symbol
Parameter
tw Minimum Pulse Width, Clock (Figure 1)
tw Minimum Pulse Width, Reset (Figure 2)
tw Minimum Pulse Width, Enable (Figure 3)
tr, tf Maximum Input Rise and Fall Times
(Figure 1)
VCC Guaranteed Limit
V ≥-55°C 25°C ≤125°C
5.0 200 200 400
10 100 100 200
15 70
70 140
5.0 250 250 500
10 110 110 220
15 80
80 160
5.0 400 400 800
10 200 200 400
15 140 140 280
5.0 15 15 15
10 5 5 5
15 5 5 5
Unit
ns
ns
ns
µs
Figure 1. Switching Waveforms
Figure 2. Switching Waveforms
4
4페이지 | |||
구 성 | 총 6 페이지수 | ||
다운로드 | [ KK4518B.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
KK4518B | Dual Up-Counter High-Voltage Silicon-Gate CMOS | KODENSHI KOREA |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |