|
|
|
부품번호 | QS532806A 기능 |
|
|
기능 | Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer | ||
제조업체 | Integrated Device Technology | ||
로고 | |||
QS532806/A
GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
GUARANTEED LOW SKEW
3.3V CMOS CLOCK
DRIVER/BUFFER
INDUSTRIAL TEMPERATURE RANGE
QS532806/A
FEATURES:
− JEDEC compatible LVTTL level
− 10 low skew clock outputs
− Monitor output
− Clock inputs are 5V tolerant
− Pinout and function compatible with QS5806
− 25Ω on-chip resistors for low noise
− Input hysteresis for better noise margin
− Guaranteed low skew:
• 0.7ns output skew (same bank)
• 0.9ns output skew (different bank)
• 1ns part-to-part skew
− Std. and A speed grades
− Available in QSOP and SOIC packages
DESCRIPTION
The QS532806 clock driver/buffer circuit can be used for clock buffering
schemes where low skew is a key parameter. The QS532806 offers two
banks of five inverting outputs. Designed in IDT's proprietary CMOS
process, these devices provide low propagation delay buffering with on-
chip skew of 0.7ns for same-transition, same-bank signals.
The QS532806 has on-chip series termination resistors for lower noise
clock signals. The series resistor versions are recommended for driving
unterminated lines with capacitive loading and other noise sensitive clock
distribution circuits. These clock buffer products are designed for use in
high-performance workstations, embedded and personal computing sys-
tems. Several devices can be used in parallel or scattered throughout a
system for guaranteed low skew, system-wide clock distribution networks.
FUNCTIONAL BLOCK DIAGRAM
www.DataSheet4U.com
OEA
IN A
IN B
OEB
5
OA5 - OA1
MON
5
OB5 - OB1
INDUSTRIAL TEMPERATURE RANGE
c 1999 Integrated Device Technology, Inc.
1
SEPTEMBER 2000
DSC-5783/-
QS532806/A
GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER
INDUSTRIALTEMPERATURERANGE
SKEW CHARACTERISTICS OVER OPERATING RANGE
TA = -40°C to +85°C, VCC = 3.3V ± 0.3V
CLOAD = 50pF (no resistor)
QS532806
Symbol
Parameter (1)
Min. Max.
tSK(01) Skew between all outputs, same transition, same bank
— 0.7
QS532806A
Min. Max.
— 0.7
tSK(02) Skew between two outputs, same transition, different banks
— 0.9 —
0.9
tSK(P) Pulse Skew; skew between opposite transitions of the same output (tPHL - tPLH) — 1.4 — 1.4
tSK(T) Part-to-part skew (2)
— 1.5 —
1
NOTES:
1. This parameter is guaranteed but not production tested. Skew parameters apply to propagation delays only.
2. tSK(T) only applies to devices of the same transition, part type, temperature, power supply voltage, loading package, and speed grade.
Unit
ns
ns
ns
ns
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
TA = -40°C to +85°C, VCC = 3.3V ± 0.3V
CLOAD = 50pF (no resistor)
QS53806
QS532806A
Symbol
tPLH
tPHL
tR
Parameter (1)
Propagation Delay (2)
Output Rise Time, 0.8V to 2V (3)
Min. Max. Min.
1.5 6.5 1.5
—2—
Max. Unit
5.8 ns
2 ns
tF Output Fall Time, 2V to 0.8V (3)
—2—
2 ns
tPZL Output Enable Time
tPZH
tPLZ Output Disable Time
tPZH
1.5 8 1.5 8 ns
1.5 7 1.5 7 ns
NOTES:
1. Minimums guaranteed but not production tested.
2. The propagation delay other range indicated by Min. and Max. specifications results from process and environmental variables. These propagation
www.dDealtaaySshdeoetn4oUt.icmopmly limit skew.
3. This parameter is guaranteed but not production tested.
4
4페이지 | |||
구 성 | 총 6 페이지수 | ||
다운로드 | [ QS532806A.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
QS532806 | Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer | Integrated Device Technology |
QS532806A | Guaranteed Low Skew 3.3V CMOS Clock Driver/buffer | Integrated Device Technology |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |