|
|
PDF AT88SA102S Data sheet ( Hoja de datos )
| Número de pieza | AT88SA102S | |
| Descripción | CryptoAuthentication | |
| Fabricantes | ATMEL Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AT88SA102S (archivo pdf) en la parte inferior de esta página. Total 24 Páginas | ||
|
No Preview Available !
Features
• Secure authentication & key exchange
• Superior SHA-256 Hash Algorithm
• Best in class 256 bit key length
• Guaranteed Unique 48 bit Serial Number
• High speed single wire interface
• Supply Voltage: 2.5 – 5.5V
• 1.8 – 5.5 V Communications
• <100nA Sleep Current
• 4KV ESD protection
• Multi-level hardware security
• Secure personalization
• Green compliant (exceeds RoHS) 3 pin SOT-23 package
Applications
• Authentication of Replaceable Items
• Software anti-piracy
• Network & Computer Access control
• Portable Media Player & GPS System
• Key exchange for encrypted downloads
• Prevention of clones for demo and eval boards
• Authenticated communications for control networks
• Anti-clone authentication for daughter cards
• Physical access control (electronic lock & key)
1. Introduction
www.DataSheet4ToUfh.ecocAmoTst8-8eSffeAc1t0iv2eS
is a member of
authentication
the CryptoAuthentication family
chips designed to securely
authenticate an item to which it is attached. It can also be used to
exchange session keys with some remote entity so that the system
microprocessor can securely encrypt/decrypt data. Each
CryptoAuthentication chip contains a pre-programmed serial
number which is guaranteed to be unique. In addition, it has been
designed to permit secure personalization so that third parties can
build devices containing an OEM secret without concern for the
theft of that secret.
It is the first small standard product to implement the SHA-256 hash
algorithm, which is part of the latest set of recommended algorithms
by the US Government. The 256 bit key space renders any
exhaustive attacks impossible.
The CryptoAuthentication family uses a standard challenge
response protocol to simplify programming. The system generates
a random number challenge and sends it to the
CryptoAuthentication chip. The chip hashes that with a 256 bit key
using the SHA-256 algorithm to generate a keyed 256 bit response
which is sent back to the system.
CryptoAuthentication™
AT88SA102S
Product
Authentication Chip
Preliminary
8584B–SMEM–09/09
1 page  
AT88SA102S [Preliminary]
ROMMfrID
ROM SN
CCDD
EEFF
The 88 bytes over which the digest is calculated are:
0103…3D3F0204…3E400850FFFF00001111…EEFF
And the resulting digest is:
6CA7129C8DA9CE80EA6357DDCFB1DDCBBBD89ED373419A5A332D728B42642C62
1.7.
Security Features
CryptoAuthentication incorporates a number of physical security features designed to protect the keys from release.
These include an active shield over the entire surface of the part, internal memory encryption, internal clock generation,
glitch protection, voltage tamper detection and other physical design features.
Pre-programmed keys stored on the AT88SA102S are encrypted in such a way as to make retrieval of their values via
outside analysis very difficult.
Both the clock and logic supply voltage are internally generated, preventing any direct attack via the pins on these two
signals.
2. IO Protocol
Communications to and from CryptoAuthentication take place over a single asynchronously timed wire using a pulse
count scheme. The overall communications structure is a hierarchy:
Table 2. IO Hierarchy
Tokens
Flags
www.DataSheet4BUl.ococmks
Packets
Implement a single data bit transmitted on the bus, or the wake-up event.
Comprised of eight tokens (bits) which convey the direction and meaning of the next group of bits (if any)
which may be transmitted.
Of data follow the command and transmit flags. They incorporate both a byte count and a checksum to
ensure proper data transmission
Of bytes form the core of the block without the count and CRC. They are either the input or output
parameters of a CryptoAuthentication command or status information from CryptoAuthentication
Refer to Applications Notes on Atmel’s website for more details on how to use any microprocessor to easily generate
the signaling necessary to send these values to the chip.
2.1.
IO Tokens
There are a number of IO tokens that may be transmitted along the bus:
Input: (To CryptoAuthentication)
Wake Wake CryptoAuthentication up from sleep (low power) state
Zero
Send a single bit from system to CryptoAuthentication with a value of 0
One Send a single bit from system to CryptoAuthentication with a value of 1
Output: (From CryptoAuthentication)
ZeroOut Send a single bit from CryptoAuthentication to the system with a value of 0
8584B–SMEM–09/09
5
5 Page 
AT88SA102S [Preliminary]
3.1.2.
Transmit Flag
The transmit flag is used to turn around the signal so that CryptoAuthentication can send data back to the system,
depending on its current state. The bytes that CryptoAuthentication returns to the system depend on its current state as
follows:
Table 6. Return Codes
State Description
After wake, but prior to first
command
After successful command
execution
Execution error
After CRC or other
communications error
Error/Status
0x11
–
0x0F
0xFF
Description
Indication that a proper wake token has been received by
CryptoAuthentication.
Return bytes per “Output Parameters” in Command section of this
document. In some cases this is a single byte with a value of 0x00
indicating success. The transmit flag can be resent to
CryptoAuthentication repeatedly if a re-read of the output is
necessary.
Command was properly received but could not be executed by
CryptoAuthentication. Changes in CryptoAuthentication state or the
value of the command bits must happen before it is re-attempted.
Command was NOT properly received by CryptoAuthentication and
should be re-issued by the system. No attempt was made to execute
the command.
CryptoAuthentication always transmits complete blocks to the system, so in the above table the status/error bytes
result in 4 bytes going to the system – count, status/error, CRC x 2.
After receipt of a command block, CryptoAuthentication will parse the command for errors, a process which takes
tPARSE (Refer to Section 3.1.1). After this interval the system can send a transmit token to CryptoAuthentication – if
there was an error then CryptoAuthentication will respond with an error code. If there is no error then
CryptoAuthentication internally transitions automatically from t PARSE to t EXEC and will not respond to any transmit
tokens until both delays are complete.
3.1.3. Sleep Flag
www.DataSheet4TUh.ecosmleep flag is used to transition CryptoAuthentication to the low power state, which causes a complete reset of
CryptoAuthentication’s internal command engine and input/output buffer. It can be sent to CryptoAuthentication at any
time when CryptoAuthentication will accept a flag.
To achieve the specified ISLEEP, Atmel recommends that the input signal be brought below VIL when the chip is asleep.
To achieve ISLEEP if the sleep state of the input pin is high, the voltage on the input signal should be within 0.5V of VCC
to avoid additional leakage on the input circuit of the chip.
The system must calculate the total time required for all commands to be sent to CryptoAuthentication during a single
session, including any inter-bit/byte delays. If this total time exceeds tWATCHDOG then the system must issue a partial set
of commands, then a Sleep flag, then a Wake token, and finally after the wake delay the remaining commands.
3.1.4.
Pause State
The pause state is entered via the PauseLong command and can be exited only when the watchdog timer has expired
and the chip transitions to a sleep state. When in the pause state, the chip ignores all transitions on the signal pin but
does not enter a low power consumption mode.
8584B–SMEM–09/09
11
11 Page | ||
| Páginas | Total 24 Páginas | |
| PDF Descargar | [ Datasheet AT88SA102S.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AT88SA102S | CryptoAuthentication | ATMEL Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |