Datasheet.kr   

PM73123 데이터시트 PDF




PMC-Sierra에서 제조한 전자 부품 PM73123은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 PM73123 자료 제공

부품번호 PM73123 기능
기능 8 Link CES/DBCES AAL1 SAR
제조업체 PMC-Sierra
로고 PMC-Sierra 로고


PM73123 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 2 페이지수

미리보기를 사용할 수 없습니다

PM73123 데이터시트, 핀배열, 회로
8 Link CES/DBCES AAL1 SAR
FEATURES
Supports eight structured/unstructured
T1, E1 links or one unstructured DS3,
E3 or STS-1/STM-0 link over an AAL1
CBR ATM network.
Compliant with ATM Forum's CES (AF-
VTOA-0078), and ITU-T I.363.1.
Supports up to 256 VCs.
Supports n x 64 (consecutive
channels) and m x 64 (non-
consecutive channels) structured data
format with channel associated
signaling (CAS) support.
Internal E1/T1 clock synthesizers
provided for each line which can be
controlled via internal synchronous
residual time stamp (SRTS) or an
internal programmable weighted
moving average adaptive clocking
algorithm in unstructured mode. Clock
synthesizers can also be controlled
externally to provide customization of
SRTS or adaptive clocking methods.
Provides transparent transmission of
CCS and CAS and termination of CAS
signaling.
Compliant with ATM Forum's Dynamic
Bandwidth Circuit Emulation Service
(DBCES) AF-VTOA-0085. Supports
idle channel detection via processor
intervention, CAS signaling, or data
pattern detection. Provides idle
channel indication on a per channel
basis.
Supports AAL0 mode, selectable on a
per VC basis.
Provides transmit and receive buffers
which can be used for OAM cells as
well as any other user-generated cells
such as AAL5 cells for ATM signaling.
LINE INTERFACE
Supports the following flexible line
interfaces:
Eight individual T1 or E1 lines.
Two H-MVIP lines at 8 MHz.
One unstructured DS3, E3 or STS-
1/STM-0 line.
Provides lineside loopback support on
a per channel basis.
UTOPIA INTERFACE
Supports 52 MHz, 8/16-bit Level 2,
Multi-Phy Mode (MPHY) with parity,
8/16-bit Level 1, SPHY and 8-bit
Level 1, ATM Master modes.
BLOCK DIAGRAM
PM73123
AwAwwL.D1atgaSaheteot4Ur.com-8
Provides an optional 8/16-bit Any-
PHYslave interface.
Provides a three cell FIFO for UTOPIA
loopback support on a per VC basis or
a global basis.
TRANSMIT SECTION
Provides individually enabled per-VC
data and signaling conditioning in the
transmit cell direction and per DS0
data and signaling conditioning in the
transmit line direction. Includes DS3
AIS conditioning support in both
directions.
Provides per-VC configuration of time
slots allocated, CAS support, partial
cell size, data and signaling
conditioning, ATM Cell header
definition.
Generates AAL1 sequence numbers,
pointers and SRTS values in
accordance with ITU-T I.363.1.
Multicast connections are supported.
Provides a patented frame based
calendar queue service algorithm with
anti-clumping add-queue mechanism
that produces minimal CDV. In
unstructured mode, uses non-frame
based scheduling to optimize CDV.
RSTB
SCAN_ENB
SCAN_MODEB
TATM_DATA[15:0]
TATM_PAR
TATM_ENB
TATM_SOC
TATM_CLAV
TATM_CLK
RPHY_ADD[4:0]
RATM_DATA[15:0]
RATM_PAR
RATM_ENB
RATM_SOC
RATM_CLAV
RATM_CLK
TPHY_ADD[4:0]
Clock
MUX
UTOPIA
Interface
8
A1SP
8
Line Interface
LINE_MODE
8
H-MVIP
8
8 Direct 8
Mode
F0B
TL_DATA[7:0]
TL_SYNC[7:0]
TL_SIG[7:0]
RL_DATA[7:0]
RL_SYNC[7:0]
RL_SIG[7:0]
JTAG
RAM
Interface
Processor Interface
External Clock
Interface
PMC-1991272 (r2)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERSINTERNAL USE
Copyright PMC-Sierra, Inc. 2001





구       성 총 2 페이지수
다운로드[ PM73123.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
PM73121

AAL1 Segmentation And Reassembly Processor

PMC-Sierra
PMC-Sierra
PM73122

32 LINK CES/DBCES AAL1 SAR PROCESSOR

PMC-Sierra
PMC-Sierra

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵