Datasheet.kr   

EL5326 PDF 데이터시트 : 부품 기능 및 핀배열

부품번호 EL5326
기능 10- and 12-Channel TFT-LCD Reference Voltage Generators
제조업체 Intersil Corporation
로고 Intersil Corporation 로고 



전체 12 페이지

		

No Preview Available !

EL5326 데이터시트, 핀배열, 회로
®
Data Sheet
EL5226, EL5326
May 9, 2005
www.DataSheet4U.com
FN7118.3
10- and 12-Channel TFT-LCD Reference
Voltage Generators
The EL5226 and EL5326 are designed to produce the
reference voltages required in TFT-LCD applications. Each
output is programmed to the required voltage with 10 bits of
resolution. Reference pins determine the high and low
voltages of the output range, which are capable of swinging
to either supply rail. Programming of each output is
performed using the I2C serial interface.
A number of the EL5226 and EL5326 can be stacked for
applications requiring more than 12 outputs. The reference
inputs can be tied to the rails, enabling each part to output
the full voltage range, or alternatively, they can be connected
to external resistors to split the output range and enable finer
resolutions of the outputs.
The EL5226 has 10 outputs and the EL5326 has 12 outputs
and both are available in a 28-pin TSSOP package. They
are specified for operation over the full -40°C to +85°C
temperature range.
Features
• 10- to 12-channel reference outputs
• Accuracy of ±1%
• Supply voltage of 5V to 16.5V
• Digital supply 3.3V to 5V
• Low supply current of 10mA
• Rail-to-rail capability
• Pb-Free available (RoHS compliant)
Applications
• TFT-LCD drive circuits
• Reference voltage generators
Ordering Information
PART
NUMBER
PACKAGE TAPE & REEL PKG. DWG. #
EL5226IR
28-Pin TSSOP
-
MDP0044
EL5226IR-T7 28-Pin TSSOP
7”
MDP0044
EL5226IR-T13 28-Pin TSSOP
13”
MDP0044
EL5226IRZ
(See Note)
28-Pin TSSOP
(Pb-free)
-
MDP0044
EL5226IRZ-T7 28-Pin TSSOP
(See Note)
(Pb-free)
7”
MDP0044
EL5226IRZ-T13 28-Pin TSSOP
(See Note)
(Pb-free)
13”
MDP0044
EL5326IR
28-Pin TSSOP
-
MDP0044
EL5326IR-T7 28-Pin TSSOP
7”
MDP0044
EL5326IR-T13 28-Pin TSSOP
13”
MDP0044
EL5326IRZ
(See Note)
28-Pin TSSOP
(Pb-free)
-
MDP0044
EL5326IRZ-T7 28-Pin TSSOP
(See Note)
(Pb-free)
7”
MDP0044
EL5326IRZ-T13 28-Pin TSSOP
(See Note)
(Pb-free)
13”
MDP0044
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with
both SnPb and Pb-free soldering operations. Intersil Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-352-6832 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2003, 2004, 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.




EL5326 pdf, 반도체, 판매, 대치품
Pin Descriptions
EL5226
EL5326
11
22
33
44
55
6, 11
7, 15, 28
8
9
10
12, 19, 24
13
14
16
17
18
20
21
22
23
25
26
27
6, 11
7
8
9
10
12, 18, 25
13
14
17
19
20
21
22
23
24
26
27
28
15
16
EL5226, EL5326
www.DataSheet4U.com
PIN NAME
STD_REG
SCL
SDA
OSC
OSC_SELECT
VS
NC
VSD
REFH
REFL
GND
CAP
DEV_ADDR0
OUTJ
OUTI
OUTH
OUTG
OUTF
OUTE
OUTD
OUTC
OUTB
OUTA
OUTL
OUTK
PIN TYPE
PIN FUNTION
Logic Input
Logic Input
Logic Input
Selects mode, high = standard, low = register mode
I2C clock
I2C data
Input/Output
Oscillator pin for synchronizing multiple chips
Logic Input
Selects internal / external OSC source, high = external,
low = internal
Analog Power
Power supply for analog circuit
not connected
Digital Power
Power supply for digital circuit
Analog Reference Input High reference voltage
Analog Reference Input Low reference voltage
Ground
Ground
Analog Bypass Pin
Logic Input
Decoupling capacitor for internal reference generator
I2C device address input, bit 0
Analog Output
Channel J programmable output
Analog Output
Channel I programmable output
Analog Output
Channel H programmable output
Analog Output
Channel G programmable output
Analog Output
Channel F programmable output
Analog Output
Channel E programmable output
Analog Output
Channel D programmable output
Analog Output
Channel C programmable output
Analog Output
Channel B programmable output
Analog Output
Channel A programmable output
Analog Output
Channel L programmable output
Analog Output
Channel K programmable output
4

4페이지










EL5326 전자부품, 판매, 대치품
EL5226, EL5326
General Description
The EL5226 and EL5326 provide a versatile method of
providing the reference voltages that are used in setting the
transfer characteristics of LCD display panels. The V/T
(Voltage/Transmission) curve of the LCD panel requires that
a correction is applied to make it linear; however, if the panel
is to be used in more than one application, the final curve
may differ for different applications. By using the EL5226
and EL5326, the V/T curve can be changed to optimize its
characteristics according to the required application of the
display product. Each of the eight reference voltage outputs
can be set with a 10-bit resolution. These outputs can be
driven to within 50mV of the power rails of the EL5226 and
EL5326. As all of the output buffers are identical, it is also
possible to use the EL5226 and EL5326 for applications
other than LCDs where multiple voltage references are
required that can be set to 10 bit accuracy.
Digital Interface
The EL5226 and EL5326 use a simple two-wire I2C digital
interface to program the outputs. The bus line SCLK is the
clock signal line and bus SDA is the data information signal
line. The EL5226 and EL5326 can support the clock rate up
to 400kHz. External pull up resistor is required for each bus
line. The typical value for these two pull up resistor is about
1k.
START AND STOP CONDITION
The Start condition is a high to low transition on the SDA line
while SCLK is high. The Stop condition is a low to high
transition on the SDA line while SCLK is high. The start and
stop conditions are always generated by the master. The
bus is considered to be busy after the start condition and to
be free again a certain time after the stop condition. The two
bus lines must be high when the buses are not in use. The
I2C Timing Diagram 2 shows the format.
DATA VALIDITY
The data on the SDA line must be stable during the high
period of the clock. The high or low state of the data line can
only change when the clock signal on the SCLK line is low.
BYTE FORMAT AND ACKNOWLEDGE
Every byte put on the SDA line must be eight bits long. The
number of bytes that can be transmitted per transfer is
unrestricted. Each byte has to be followed by an
acknowledge bit. Data is transferred with the most significant
bit first (MSB).
The master puts a resistive high level on the SDA line during
the acknowledge clock pulse. The peripheral that
acknowledges has to pull down the SDA line during the
acknowledge clock pulse.
DEVICES ADDRESS AND W/R BIT
Data transfers follow the format shown in Timing Diagram 1.
After the Start condition, a first byte is sent which contains
the Device Address and write/readwbwit.wT.hDiastaadShdereests4Uis.caom7-
bit long device address and only two device addresses (74H
and 75H) are allowed for the EL5226 and EL5326. The first
6 bits (A6 to A1, MSBs) of the device address have been
factory programmed and are always 111010. Only the least
significant bit A0 is allowed to change the logic state, which
can be tied to VSD or DGND. A maximum of two EL5226
and EL5326 may be used on the same bus at one time. The
EL5226 and EL5326 monitor the bus continuously and
waiting for the start condition followed by the device address.
When a device recognizes its device address, it will start to
accept data. An eighth bit is followed by the device address,
which is a data direction bit (W/R). A "0" indicates a Write
transmission and a "1" indicates a Read transmission.
The EL5226 and EL5326 can be operated as Standard
mode and Register mode. See the I2C Timing Diagram 1 for
detail formats.
STANDARD MODE
The part operates at Standard Mode if pin 1 (STD/REG) is
held high. The Standard Mode allows the user to program all
outputs at one time. Two data bytes are required for 10-bit
data for each channel output and there are a total of 20/24
data bytes for 10/12 channels. Data in data byte 1 and 2 is
for channel A. Data in data byte 15 and 16 is for channel H.
D9 to D0 are the 10-bit data for each channel. The unused
bits in the data byte are "don't care" and can be set to either
one or zero. See Table 1 for program sample for one
channel setting:
TABLE 1.
DATA
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 CONDITION
0 0 0 0 0 0 0 0 0 0 Data value = 0
1 0 0 0 0 0 0 0 0 0 Data value = 512
0 0 0 0 0 1 1 1 1 1 Data value = 31
1 1 1 1 1 1 1 1 1 1 Data value = 1023
When the W/R bit is high, the master can read the data from
the EL5226 and EL5326. See Timing Diagram 1 for detail
formats.
REGISTER MODE
The part operates at Register Mode if pin 1 (STD/REG) is
held low. The Register Mode allows the user to program
each output individually. Followed by the first byte, the
second byte sets the register address for the programmed
output channel. Bits R0 to R3 set the output channel
address. For the unused bits in the R4 to R7 are "don't care".
See Table 2 for program sample.
The EL5226 and EL5326 also allows the user to read the
data at Register Mode. See Timing Diagram 1 for detail
formats.
7

7페이지



구       성총 12 페이지
다운로드[ EL5326.PDF 데이터시트 ]
구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

전력 반도체 판매 ( IGBT, TR 모듈, SCR, 다이오드 모듈 )

상호 : 아이지 인터내셔날

사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ]



링크공유

링크 :

관련 데이터시트

부품번호상세설명 및 기능제조사
EL5323

Rail-to-Rail Input-Output Buffers

Intersil
Intersil
EL5323CL

Product Brief 12MHz 4-/ 8-/ 10- & 12-Channel Rail-to-Rail Input-Output Buffers

Elantec Semiconductor
Elantec Semiconductor

DataSheet.kr    |   2020   |  연락처   |  링크모음   |   검색  |   사이트맵