Datasheet.kr   

S71PL129JA0 데이터시트 PDF




SPANSION에서 제조한 전자 부품 S71PL129JA0은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 S71PL129JA0 자료 제공

부품번호 S71PL129JA0 기능
기능 Stacked Multi-Chip Product (MCP) Flash Memory
제조업체 SPANSION
로고 SPANSION 로고


S71PL129JA0 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 30 페이지수

미리보기를 사용할 수 없습니다

S71PL129JA0 데이터시트, 핀배열, 회로
www.DataSheet4U.com
S71PL129JC0/S71PL129JB0/S71PL129JA0
Stacked Multi-Chip Product (MCP) Flash Memory and
pSRAM 128 Megabit (8M x 16-bit) CMOS 3.0 Volt-only
Simultaneous Operation, Page Mode Flash Memory with
64/32/16 Megabit (4M/2M/1M x 16-bit) Pseudo-Static RAM
Data Sheet
ADVANCE
INFORMATION
Notice to Readers: The Advance Information status indicates that this
document contains information on one or more products under development
at Spansion LLC. The information is intended to help you evaluate this product.
Do not design in this product without contacting the factory. Spansion LLC
reserves the right to change or discontinue work on this proposed product
without notice.
Publication Number S71PL129Jxx_00 Revision A Amendment 8 Issue Date October 28, 2005




S71PL129JA0 pdf, 반도체, 판매, 대치품
Advance Information
Product Selector Guide
128 Mb Flash Memory
www.DataSheet4U.com
Device-Model#
S71PL129JA0-9P
S71PL129JB0-9Z
S71PL129JB0-9B
S71PL129JB0-9U
S71PL129JC0-9B
S71PL129JC0-9Z
S71PL129JC0-9U
pSRAM density Flash Access time (ns) (p)SRAM Access time (ns) pSRAM type Package
16M pSRAM
65
70 Type 7 TLA064
32M pSRAM
65
70 Type 7 TLA064
32M pSRAM
65
70 Type 2 TLA064
32M pSRAM
65
70 Type 6 TLA064
64M pSRAM
65
70 Type 2 TLA064
64M pSRAM
65
70 Type 7 TLA064
64M pSRAM
65
70 Type 6 TLA064
2
S71PL129JC0/S71PL129JB0/S71PL129JA0
S71PL129Jxx_00_A8 October 28, 2005

4페이지










S71PL129JA0 전자부품, 판매, 대치품
Advance Information
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 121
Power Up ............................................................................................................. 121
Figure 43. Power Up 1 (CS1# Controlled) ............................ 121
Figure 44. Power Up 2 (CS2 Controlled) .............................. 121
Functional Description . . . . . . . . . . . . . . . . . . . . . 121
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 122
DC Recommended Operating Conditions . . . . 122
Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
DC and Operating Characteristics . . . . . . . . . . 123
Common .............................................................................................................. 123
16M pSRAM ......................................................................................................... 124
32M pSRAM ........................................................................................................ 124
64M pSRAM ........................................................................................................ 125
128M pSRAM ....................................................................................................... 125
AC Operating Conditions . . . . . . . . . . . . . . . . . 126
Figure 45. Output Load ..................................................... 126
AC Characteristics ........................................................................................... 127
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 128
Read Timings ......................................................................................................128
Figure 46. Timing Waveform of Read Cycle(1)...................... 128
Figure 47. Timing Waveform of Read Cycle(2)...................... 128
Figure 48. Timing Waveform of Page Cycle (Page Mode Only) 129
Write Timings .................................................................................................... 129
Figure 49. Write Cycle #1 (WE# Controlled) ........................ 129
Figure 50. Write Cycle #2 (CS1# Controlled) ....................... 130
Figure 51. Timing Waveform of Write Cycle(3)
(CS2 Controlled) .............................................................. 130
Figure 52. Timing Waveform of Write Cycle(4) (UB#, LB#
Controlled) ...................................................................... 131
pSRAM Type 7
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Functional Description . . . . . . . . . . . . . . . . . . . . . 133
Power Down (for 32M, 64M Only) . . . . . . . . . . . . 133
Power Down .......................................................................................................133
Power Down Program Sequence ..................................................................133
Address Key ....................................................................................................... 134
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 135
Recommended Operating Conditions . . . . . . . 135
(See Warning Below) ........................................................................................135
Package Capacitance . . . . . . . . . . . . . . . . . . . . . 135
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 136
www.DataSheet4U.com
(Under Recommended Conditions Unless Otherwise Noted) ..........136
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 137
(Under Recommended Operating Conditions
Unless Otherwise Noted) .............................................................................. 137
Read Operation ................................................................................................. 137
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 138
Write Operation ...............................................................................................138
Power Down Parameters ...............................................................................139
Other Timing Parameters ...............................................................................139
AC Test Conditions .........................................................................................140
AC Measurement Output Load Circuits ...................................................140
Figure 53. AC Output Load Circuit – 16 Mb.......................... 140
Figure 54. AC Output Load Circuit – 32 Mb and 64 Mb .......... 140
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 141
Read Timings ........................................................................................................141
Figure 55. Read Timing #1 (Basic Timing) .......................... 141
Figure 56. Read Timing #2 (OE# Address Access................. 141
Figure 57. Read Timing #3 (LB#/UB# Byte Access) ............. 142
Figure 58. Read Timing #4 (Page Address Access after CE1#
Control Access for 32M and 64M Only) ............................... 142
Figure 59. Read Timing #5 (Random and Page Address Access for
32M and 64M Only) ......................................................... 143
Write Timings .....................................................................................................143
Figure 60. Write Timing #1 (Basic Timing) .......................... 143
Figure 61. Write Timing #2 (WE# Control).......................... 144
Figure 62. Write Timing #3-1
(WE#/LB#/UB# Byte Write Control) .................................. 144
Figure 63. Write Timing #3-3
(WE#/LB#/UB# Byte Write Control) .................................. 145
Figure 64. Write Timing #3-4
(WE#/LB#/UB# Byte Write Control) .................................. 145
Read/Write Timings ..........................................................................................146
Figure 65. Read/Write Timing #1-1 (CE1# Control) ............. 146
Figure 66. Read / Write Timing #1-2
(CE1#/WE#/OE# Control) ................................................ 146
Figure 67. Read / Write Timing #2 (OE#, WE# Control) ....... 147
Figure 68. Read / Write Timing #3
(OE#, WE#, LB#, UB# Control) ........................................ 147
Figure 69. Power-up Timing #1 ......................................... 148
Figure 70. Power-up Timing #2 ......................................... 148
Figure 71. Power Down Entry and Exit Timing ..................... 148
Figure 72. Standby Entry Timing after Read or Write............ 149
Figure 73. Power Down Program Timing (for 32M/64M Only). 149
Revision Summary
October 28, 2005 S71PL129Jxx_00_A8
S71PL129JC0/S71PL129JB0/S71PL129JA0
5

7페이지


구       성 총 30 페이지수
다운로드[ S71PL129JA0.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
S71PL129JA0

Stacked Multi-Chip Product (MCP) Flash Memory

SPANSION
SPANSION

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵