Datasheet.kr   

LC78621E 데이터시트 PDF




Sanyo Semicon Device에서 제조한 전자 부품 LC78621E은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 LC78621E 자료 제공

부품번호 LC78621E 기능
기능 Compact Disc Player DSP
제조업체 Sanyo Semicon Device
로고 Sanyo Semicon Device 로고


LC78621E 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 34 페이지수

미리보기를 사용할 수 없습니다

LC78621E 데이터시트, 핀배열, 회로
Ordering number : EN*5223
CMOS LSI
LC78621E
Compact Disc Player DSP
Preliminary
Overview
The LC78621E is a CMOS LSI that implements the signal
processing and servo control required by compact disk
players, laser disks, CD-V, CD-I and related products. The
LC78621E provides several types of signal processing,
including demodulation of the optical pickup EFM signal,
de-interleaving, error detection and correction, and digital
filters that can help reduce the cost of CD player units. It
also processes a rich set of servo system commands sent
from the control microprocessor. It also incorporates an
EFM-PLL circuit and a one-bit D/A converter.
Functions
• Input signal processing: The LC78621E takes an HF
signal as input, digitizes (slices) that signal at a precise
level, converts that signal to an EFM signal, and
generates a PLL clock with an average frequency of
4.3218 MHz by comparing the phases of that signal and
an internal VCO.
• Precise reference clock and necessary internal timing
generation using an external 16.9344 MHz crystal
oscillator
• Disk motor speed control using a frame phase difference
signal generated from the playback clock and the
reference clock
• Frame synchronization signal detection, protection and
interpolation to assure stable data readout
• EFM signal demodulation and conversion to 8-bit
symbol data
• Subcode data separation from the EFM demodulated
signal and output of that data to an external
microprocessor
• Subcode Q signal output to a microprocessor over the
serial I/O interface after performing a CRC error check
• Demodulated EFM signal buffering in internal RAM to
handle up to ±4 frames of disk rotational jitter
• Demodulated EFM signal reordering in the prescribed
order for data unscrambling and de-interleaving
• Error detection, correction, and flag processing (error
correction scheme: dual C1 plus dual C2 correction)
• The LC78620E sets the C2 flags based on the C1 flags
and a C2 check, and then performs signal interpolation
or muting depending on the C2 flags. The interpolation
circuit uses a quadruple interpolation scheme. The
output value converges to the muting level when four or
more consecutive C2 flags occur.
• Support for command input from a control
microprocessor: commands include track jump, focus
start, disk motor start/stop, muting on/off and track
count (8 bit serial input)
• Built-in digital output circuits.
• Arbitrary track counting to support high-speed data
access
• Zero cross muting
• Supports the implementation of a double-speed dubbing
function.
• D/A converter outputs with data continuity improved by
8× oversampling digital filters. (These filters function as
4× oversampling filters during double-speed playback.)
• Built-in third-order ∑∆ D/A converters (PWM output)
• Built-in digital attenuator (8 bits – alpha, 239 steps)
• Built-in digital de-emphasis
• Built-in digital level and peak meter functions
• Support for bilingual applications
Features
• 80-pin QIP (miniature, reduced space package)
• Silicon gate CMOS process (for low power)
• 5 V single-voltage power supply (for use in portable
products)
Package Dimensions
unit: mm
3174-QFP80E
[LC78621E]
SANYO: QIP80E
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
83095HA (OT) No. 5223-1/34




LC78621E pdf, 반도체, 판매, 대치품
LC78621E
Continued from preceding page.
Parameter
Symbol
Conditions
min typ max
VOL (1)
EFMO, EFMO, CLV+, CLV, V/P, FOCS, PCK, FSEQ,
TOFF, TGL, THLD, JP+, JP, EMPH, EFLG, FSX:
IOL = 1 mA
1
Output low-level voltage
VOL (2)
MUTEL, MUTER, LRCKO, DFORO, DFOLO, DACKO,
TST10, LRSY, CK2, ROMXA, C2F, SBSY, PW, SFSY,
WRQ, SQOUT, TST11, 16M, 4.2M, CONT, LASER:
IOL = 2 mA
0.4
VOL (3) DOUT: IOL = 12 mA
0.5
VOL (4) FST: IOL = 5 mA
0.75
Output off leakage current
VOL (5)
IOFF (1)
IOFF (2)
LCHP, RCHP, LCHN, RCHN: IOL = 1mA
PDO, CLV+, CLV, JP+, JP, FST: VOUT = 5 V
PDO, CLV+, CLV, JP+, JP: VOUT = 0 V
0.5
–5
2.0
5
Charge pump output current
IPDOH
IPDOL
PDO: RISET = 68 k
PDO: RISET = 68 k
100
–150
125
–125
150
–100
Note: For guaranteed operation, the VCO oscillator frequency range adjustment resistor FR must be a 1.20 k(±5.0%) tolerance resistor.
Unit
V
V
V
V
V
µA
µA
µA
µA
One-Bit D/A Converter Analog Characteristics
at Ta = 25°C, VDD = LVDD = RVDD = 5 V, VSS = LVSS = RVSS = 0 V
Parameter
Symbol
Conditions
min typ max Unit
Total harmonic distortion
LCHP, RCHP, LCHN, RCHN; 1 kHz: 0 dB data input,
THD + N using the 20 kHz low-pass filter (AD725D built in)
0.008
0.010
%
Dynamic range
LCHP, RCHP, LCHN, RCHN; 1 kHz: –60 dB data input,
DR using the 20 kHz low-pass filter and the A filter
84
(AD725D built in)
88
dB
Signal-to-noise ratio
LCHP, RCHP, LCHN, RCHN; 1 kHz: 0 dB data input,
S/N using the 20 kHz low-pass filter and the A filter
(AD725D built in)
98
100
dB
Crosstalk
LCHP, RCHP, LCHN, RCHN; 1 kHz: 0 dB data input,
CT using the 20 kHz low-pass filter (AD725D built in)
96
98
dB
Note: Measured with the normal-speed playback mode in the Sanyo one-bit D/A converter block reference digital attenuator circuit set to EE (hexadecimal).
Figure 1 Command Input
No. 5223-4/34

4페이지










LC78621E 전자부품, 판매, 대치품
LC78621E
Pin Functions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Symbol
DEFI
TAI
PDO
VVSS
ISET
VVDD
FR
VSS
EFMO
EFMO
EFMIN
TEST2
CLV+
CLV
V/P
FOCS
FST
FZD
HFL
TES
PCK
FSEQ
TOFF
TGL
THLD
TEST3
VDD
JP+
29 JP
30 DEMO
31 TEST4
32 EMPH
33 LRCKO
34 DFORO
35 DFOLO
36 DACKO
37 TST10
38 ASDACK
39 ASDFIN
40 ASDFIR
41 ASLRCK
I/O Function
I Defect detection signal (DEF) input (Must be tied low if unused.)
I Test input. A pull-down resistor is built in.
O External VCO control phase comparator output
PLL pins
AI
Internal VCO ground. Normally 0 V.
PDO output current adjustment resistor connection
Internal VCO power supply.
AI VCO frequency range adjustment
Digital system ground. Normally 0 V.
O EFM signal inverted output
O Slice level control
EFM signal output
I EFM signal input
I Test input. A pull-down resistor is built in.
O Spindle servo control output. Acceleration when CLV+ is high, deceleration when CLVis high
O Three-value output is also possible when specified by microprocessor command.
Rough servo/phase control automatic switching monitor output. Outputs a high level during rough servo and a low level
O during phase control.
O Focus servo on/off output. Focus servo is on when the output is low.
O Focus start pulse output. This is an open-drain output.
I Focus error zero cross signal input. (Must be tied low if unused.)
I Track detection signal input. This is a Schmitt input.
I Tracking error signal input. This is a Schmitt input.
O EFM data playback clock monitor. Outputs 4.3218 MHz when the phase is locked.
Synchronization signal detection output. Outputs a high level when the synchronization signal detected from the EFM
O signal and the internally generated synchronization signal agree.
O Tracking off output
O Tracking gain switching output. Increase the gain when low.
O Tracking hold output
I Test input. A pull-down resistor is built in.
Digital system power supply.
O Track jump output. A high level output from JP+ indicates acceleration during an outward jump or deceleration during an
inward jump.
A high level output from JPindicates acceleration during an inward jump or deceleration during an outward jump.
O Three-value output is also possible when specified by microprocessor command.
I Sound output function input used for end product adjustment manufacturing steps. A pull-down resistor is built in.
I Test input. A pull-down resistor is built in.
O De-emphasis monitor pin. A high level indicates playback of a de-emphasis disk.
O Word clock output
O
Digital filter outputs
O
Right channel data output
Left channel data output
O Bit clock output
O Test output. Leave open. (Normally outputs a low level.)
I Bit clock input
I Anti-shock system inputs Left/right channel data input
I (Must be tied low if unused.) Test input. (Should be tied low for normal operation.)
I Word clock input
Continued on next page.
No. 5223-7/34

7페이지


구       성 총 34 페이지수
다운로드[ LC78621E.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
LC78621E

Compact Disc Player DSP

Sanyo Semicon Device
Sanyo Semicon Device

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵