|
|
Número de pieza | M95512 | |
Descripción | 512Kbit Serial SPI Bus EEPROM | |
Fabricantes | STMicroelectronics | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de M95512 (archivo pdf) en la parte inferior de esta página. Total 31 Páginas | ||
No Preview Available ! www.DataSheet4U.com
M95512
512Kbit Serial SPI Bus EEPROM
With High Speed Clock
PRELIMINARY DATA
FEATURES SUMMARY
■ Compatible with SPI Bus Serial Interface
(Positive Clock SPI Modes)
■ Single Supply Voltage:
– 2.5 to 5.5V for M95512-W
– 1.8 to 5.5V for M95512-R
■ High Speed
– 10MHz Clock Rate
– 5ms Write Time
■ Status Register
■ Hardware Protection of the Status Register
■ BYTE and PAGE WRITE (up to 128 Bytes)
■ Self-Timed Programming Cycle
■ Adjustable Size Read-Only EEPROM Area
■ Enhanced ESD Protection
■ More than 100,000 Erase/Write Cycles
■ More than 40-Year Data Retention
Figure 1. Packages
8
1
SO8 (MN)
150 mil width
TSSOP8 (DW)
169 mil width
Table 1. Product List
Reference
M95512
Part Number
M95512-W
M95512-R
January 2005
1/31
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1 page www.DataSheet4U.com
M95512
SUMMARY DESCRIPTION
These electrically erasable programmable memo-
ry (EEPROM) devices are accessed by a high
speed SPI-compatible bus. The memory array is
organized as 65536 x 8 bit.
The device is accessed by a simple serial interface
that is SPI-compatible. The bus signals are C, D
and Q, as shown in Table 2. and Figure 2.
The device is selected when Chip Select (S) is tak-
en Low. Communications with the device can be
interrupted using Hold (HOLD).
Figure 2. Logic Diagram
Figure 3. SO and TSSOP Connections
M95xxx
S1
Q2
8 VCC
7 HOLD
W3
6C
VSS 4
5D
AI01790D
VCC
D
C
S
W
HOLD
M95xxx
VSS
Q
AI01789C
Note: See PACKAGE MECHANICAL section for package dimen-
sions, and how to identify pin-1.
Table 2. Signal Names
C Serial Clock
D Serial Data Input
Q Serial Data Output
S Chip Select
W Write Protect
HOLD
Hold
VCC Supply Voltage
VSS Ground
5/31
5 Page MEMORY ORGANIZATION
The memory is organized as shown in Figure 7.
Figure 7. Block Diagram
HOLD
W
S
C
D
Q
Control Logic
High Voltage
Generator
I/O Shift Register
Address Register
and Counter
Data
Register
www.DataSheet4U.com
M95512
Status
Register
Size of the
Read only
EEPROM
area
1 Page
X Decoder
AI01272C
11/31
11 Page |
Páginas | Total 31 Páginas | |
PDF Descargar | [ Datasheet M95512.PDF ] |
Número de pieza | Descripción | Fabricantes |
M95512 | 512Kbit Serial SPI Bus EEPROM | STMicroelectronics |
M95512-125 | Automotive 512-Kbit serial SPI bus EEPROM | STMicroelectronics |
M95512-A125 | Automotive 512-Kbit serial SPI bus EEPROMs | STMicroelectronics |
M95512-A145 | Automotive 512-Kbit serial SPI bus EEPROMs | STMicroelectronics |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |