Datasheet.kr   

A48P4616 데이터시트 PDF




AMIC Technology에서 제조한 전자 부품 A48P4616은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 A48P4616 자료 제공

부품번호 A48P4616 기능
기능 16M X 16 Bit DDR DRAM
제조업체 AMIC Technology
로고 AMIC Technology 로고


A48P4616 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 30 페이지수

미리보기를 사용할 수 없습니다

A48P4616 데이터시트, 핀배열, 회로
Preliminary
Document Title
16M X 16 Bit DDR DRAM
Revision History
Rev. No. History
0.0 Initial issue
www.DataSheet4U.com
A48P4616
16M X 16 Bit DDR DRAM
Issue Date
September 5, 2005
Remark
Preliminary
Preliminary (September, 2005, Version 0.0)
AMIC Technology, Corp.




A48P4616 pdf, 반도체, 판매, 대치품
Block Diagram (64Mb x 4)
www.DataSheet4U.com
A48P4616
Note:
1. This Functional Block Diagram is intended to facilitate user understanding of the operation of the device; it does
not represent an actual circuit implementation.
2. DM is a unidirectional signal (input only), but is internally loaded to match the load of the bidirectional DQ and
DQS signals.
Preliminary (September, 2005, Version 0.0)
3
AMIC Technology, Corp.

4페이지










A48P4616 전자부품, 판매, 대치품
www.DataSheet4U.com
A48P4616
Pin Descriptions
Symbol
CK, CK
CKE, CKE0, CKE1
CS , CS0 , CS1
RAS , CAS , WE
DM
BS0, BS1
A0-A12
DQ
DQS. LDQS, UDQS
NC
NU
VDDQ
VSSQ
VDD
VSS
VREF
Type
Input
Input
Input
Description
Clock: CK and CK are differential clock inputs. All address and control input signals
are sampled on the crossing of the positive edge of CK and negative edge of CK.
Output (read) data is referenced to the crossings of CK and CK (both directions of
crossing).
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock
signals and device input buffers and output drivers. Taking CKE Low provides
Precharge Power Down and Self Refresh operation (all banks idle), or Active Power
Down (row Active in any bank). CKE is synchronous for power down entry and exit,
and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be
maintained high throughout read and write accesses. Input buffers, excluding CK,
CK and CKE are disabled during Power Down. Input buffers, excluding CKE, are
disabled during self refresh. The standard pinout includes one CKE pin. Optional
pinouts might include CKE1 on a different pin, in addition to CKE0, to facilitate
independent power down control of stacked devices.
Chip Select: All commands are masked when CS is registered high. CS provides
for external bank selection on systems with multiple banks. CS is considered part of
the command code. The standard pinout includes one CS pin. Optional pinouts
might include CS1 on a different pin, in addition to CS0 , to allow upper or lower
deck selection on stacked devices.
Input
Input
Input
Input
Input / Output
Input / Output
Supply
Supply
Supply
Supply
Supply
Command Inputs: RAS , CAS , WE (along with CS ) define the command being
entered.
Input Data Mask: DM is an input mask signal for write data. Input data is masked
when DM is sampled high coincident with that input data during a Write access. DM
is sampled on both edges of DQS. Although DM pins are input only, the DM loading
matches the DQ and DQS loading. During a Read, DM can be driven high, low, or
floated.
Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or
Precharge command is being applied. BA0 and BA1 also determines if the mode
register or extended mode register is to be accessed during a MRS or EMRS cycle.
Address Inputs: Provide the row address for Active commands, and the column
address and Auto Precharge bit for Read/Write commands, to select one location
out of the memory array in the respective bank. A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 low) or all
banks (A10 high). If only one bank is to be precharged, the bank is selected by BA0,
BA1. The address inputs also provide the op-code during a Mode Register Set
command.
Data Input/Output: Data bus.
Data Strobe: Output with read data, input with write data. Edge-aligned with read
data, centered in write data. Used to capture write data. For the x16, LDQS
corresponds to the data on DQ0-DQ7; UDQS corresponds to the data on DQ8-DQ15
No Connect: No internal electrical connection is present.
Electrical connection is present. Should not be connected at second level of
assembly.
DQ Power Supply: 2.5V ± 0.2V.
DQ Ground
Power Supply: 2.5V ± 0.2V.
Ground
SSTL_2 reference voltage: (VDDQ / 2) ± 1%.
Preliminary (September, 2005, Version 0.0)
6
AMIC Technology, Corp.

7페이지


구       성 총 30 페이지수
다운로드[ A48P4616.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
A48P4616

16M X 16 Bit DDR DRAM

AMIC Technology
AMIC Technology
A48P4616B

16M x 16 Bit DDR DRAM

AMIC Technology
AMIC Technology

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵