Datasheet.kr   

A29L320A 데이터시트 PDF




AMIC Technology에서 제조한 전자 부품 A29L320A은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 A29L320A 자료 제공

부품번호 A29L320A 기능
기능 Boot Sector Flash Memory
제조업체 AMIC Technology
로고 AMIC Technology 로고


A29L320A 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 30 페이지수

미리보기를 사용할 수 없습니다

A29L320A 데이터시트, 핀배열, 회로
www.DataSheet4U.com
A29L320A Series
4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only,
Boot Sector Flash Memory
Document Title
4M X 8 Bit / 2M X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
Revision History
Rev. No.
0.0
0.1
0.2
1.0
1.1
History
Initial issue
Error correction: Top/Bottom device ID code and pin configurations
Change Table1 & Program/Erasure time
Final version release
Modify symbol “L” outline dimensions in TSOP 48L package
Issue Date
April 12, 2006
May 25, 2006
July 3, 2006
January 5, 2007
November 15, 2007
Remark
Preliminary
Final
(November, 2007, Version 1.1)
AMIC Technology, Corp.




A29L320A pdf, 반도체, 판매, 대치품
Aw2w9wL.Da3t2aS0heAet4SU.ecormies
Pin Configurations (continued)
„ TFBGA
TFBGA
Top View, Balls Facing Down
A6 B6 C6
A13 A12 A14
A5 B5 C5
A9 A8 A10
A4 B4 C4
WE RESET NC
A3 B3
RY/BY WP/ACC
C3
A18
A2 B2
A7 A17
C2
A6
A1 B1 C1
A3 A4 A2
D6
A15
D5
A11
D4
A19
D3
A20
D2
A5
D1
A1
E6
A16
E5
I/O7
E4
I/O5
E3
I/O2
E2
I/O0
E1
A0
F6
BYTE
G6 H6
I/O15(A-1) VSS
F5
I/O14
G5
I/O13
H5
I/O6
F4
I/O12
G4
VCC
H4
I/O4
F3
I/O10
G3
I/O11
H3
I/O3
F2
I/O 8
G2 H2
I/O9 I/O1
F1 G1 H1
CE OE VSS
(November, 2007, Version 1.1)
3 AMIC Technology, Corp.

4페이지










A29L320A 전자부품, 판매, 대치품
Aw2w9wL.Da3t2aS0heAet4SU.ecormies
Word/Byte Configuration
The BYTE pin determines whether the I/O pins I/O15-I/O0
operate in the byte or word configuration. If the BYTE pin is
set at logic ”1”, the device is in word configuration, I/O15-I/O0
are active and controlled by CE and OE .
If the BYTE pin is set at logic “0”, the device is in byte
configuration, and only I/O0-I/O7 are active and controlled by
CE and OE . I/O8-I/O14 are tri-stated, and I/O15 pin is used
as an input for the LSB(A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must drive
the CE and OE pins to VIL. CE is the power control and
selects the device. OE is the output control and gates array
data to the output pins. WE should remain at VIH all the time
during read operation. The BYTE pin determines whether
the device outputs array data in words and bytes. The
internal state machine is set for reading array data upon
device power-up, or after a hardware reset. This ensures that
no spurious alteration of the memory content occurs during
the power transition. No command is necessary in this mode
to obtain array data. Standard microprocessor read cycles
that assert valid addresses on the device address inputs
produce valid data on the device data outputs. The device
remains enabled for read access until the command register
contents are altered.
See "Reading Array Data" for more information. Refer to the
AC Read Operations table for timing specifications and to the
Read Operations Timings diagram for the timing waveforms,
lCC1 in the DC Characteristics table represents the active
current specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which includes
programming data to the device and erasing sectors of
memory), the system must drive WE and CE to VIL, and
OE to VIH. For program operations, the BYTE pin
determines whether the device accepts program data in
bytes or words, Refer to “Word/Byte Configuration” for more
information. The device features an Unlock Bypass mode to
facilitate faster programming. Once the device enters the
Unlock Bypass mode, only two write cycles are required to
program a word or byte, instead of four. The “
Word / Byte Program Command Sequence” section has
details on programming data to the device using both
standard and Unlock Bypass command sequence. An erase
operation can erase one sector, multiple sectors, or the
entire device. The Sector Address Tables indicate the
address range that each sector occupies. A "sector address"
consists of the address inputs required to uniquely select a
sector. See the "Command Definitions" section for details on
erasing a sector or the entire chip, or suspending/resuming
the erase operation.
After the system writes the autoselect command sequence,
the device enters the autoselect mode. The system can then
read autoselect codes from the internal register (which is
separate from the memory array) on I/O7 - I/O0. Standard
read cycle timings apply in this mode. Refer to the
"Autoselect Mode" and "Autoselect Command Sequence"
sections for more information.
ICC2 in the DC Characteristics table represents the active
current specification for the write mode. The "AC
Characteristics" section contains timing specification tables
and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status bits
on I/O7 - I/O0. Standard read cycle timings and ICC read
specifications apply. Refer to "Write Operation Status" for
more information, and to each AC Characteristics section for
timing diagrams.
Standby Mode
When the system is not reading or writing to the device, it
can place the device in the standby mode. In this mode,
current consumption is greatly reduced, and the outputs are
placed in the high impedance state, independent of the OE
input.
The device enters the CMOS standby mode when the CE &
RESET pins are both held at VCC ± 0.3V. (Note that this is a
more restricted voltage range than VIH.) If CE and RESET
are held at VIH, but not within VCC ± 0.3V, the device will be
in the standby mode, but the standby current will be greater.
The device requires the standard access time (tCE) before it
is ready to read data.
If the device is deselected during erasure or programming,
the device draws active current until the operation is
completed.
ICC3 and ICC4 in the DC Characteristics tables represent the
standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy
consumption. The device automatically enables this mode
when addresses remain stable for tACC +30ns. The automatic
sleep mode is independent of the CE , WE and OE control
signals. Standard address access timings provide new data
when addresses are changed. While in sleep mode, output
data is latched and always available to the system. ICC4 in the
DC Characteristics table represents the automatic sleep
mode current specification.
Output Disable Mode
When the OE input is at VIH, output from the device is
disabled. The output pins are placed in the high impedance
state.
RESET : Hardware Reset Pin
The RESET pin provides a hardware method of resetting
the device to reading array data. When the system drives the
RESET pin low for at least a period of tRP, the device
immediately terminates any operation in progress, tristates
all data output pins, and ignores all read/write attempts for
the duration of the RESET pulse. The device also resets the
internal state machine to reading array data. The operation
that was interrupted should be reinitiated once the device is
ready to accept another command sequence, to ensure data
integrity.
Current is reduced for the duration of the RESET pulse.
When RESET is held at VSS ± 0.3V, the device draws
CMOS standby current (ICC4 ). If RESET is held at VIL but not
within VSS ± 0.3V, the standby current will be greater.
(November, 2007, Version 1.1)
6 AMIC Technology, Corp.

7페이지


구       성 총 30 페이지수
다운로드[ A29L320A.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
A29L320

Boot Sector Flash Memory

AMIC Technology
AMIC Technology
A29L320A

Boot Sector Flash Memory

AMIC Technology
AMIC Technology

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵