PDF H5DU1262GTR Data sheet ( Hoja de datos )

Número de pieza	H5DU1262GTR
Descripción	128Mb DDR SDRAM
Fabricantes	Hynix Semiconductor
Logotipo
Hay una vista previa y un enlace de descarga de H5DU1262GTR (archivo pdf) en la parte inferior de esta página. Total 37 Páginas
No Preview Available ! www.DataSheet4U.com 128Mb DDR SDRAM H5DU1262GTR This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.0 / May 2009 1 1 page PPrewww.DataSheet4U.com H5DU1262GTR Series PIN DESCRIPTION PIN CK, /CK CKE /CS BA0, BA1 A0 ~ A11 /RAS, /CAS, / WE DM (LDM,UDM) DQS (LDQS,UDQS) DQ VDD / VSS VDDQ / VSSQ VREF NC TYPE Input Input Input Input Input Input Input I/O I/O Supply Supply Supply NC DESCRIPTION Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing). Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output dis- able. CKE must be maintained high throughout READ and WRITE accesses. Input buff- ers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied. Chip Select: Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com- mands are masked when Chip Select is registered high. Chip Select provides for exter- nal bank selection on systems with multiple banks. Chip Select is considered part of the command code. Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied. Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET com- mand. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS). Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered. Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM cor- responds to the data on DQ8-Q15. Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15. Data input / output pin: Data bus Power supply for internal circuits and input buffers. Power supply for output buffers for noise immunity. Reference voltage for inputs for SSTL interface. No connection. Rev. 1.0 / May 2009 5 5 Page PPrewww.DataSheet4U.com H5DU1262GTR Series Power-Up Sequence VDD VDDQ VTT VREF /CLK CLK tVTD CKE CMD LVCMOS Low Level tIS tIH NOP PRE EMRS MRS NOP PRE AREF MRS ACT RD DM ADDR CODE CODE CODE CODE CODE A10 CODE CODE CODE CODE CODE BA0, BA1 DQS DQ'S CODE CODE CODE CODE CODE T=200usec Power UP VDD and CK stable tRP tMRD Precharge All EMRS Set MRS Set Reset DLL (with A8=H) tMRD tRP tRFC tMRD tXSRD* Precharge All 2 or more Auto Refresh MRS Set (with A8=L) Non-Read Command READ * 200 cycle(tXSRD) of CK are required (for DLL locking) before Read Command Rev. 1.0 / May 2009 11 11 Page

Páginas	Total 37 Páginas
PDF Descargar	[ Datasheet H5DU1262GTR.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
H5DU1262GTR	128Mb DDR SDRAM	Hynix Semiconductor

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar