|
|
Número de pieza | LM3S817 | |
Descripción | Microcontroller | |
Fabricantes | Luminary Micro | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de LM3S817 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! PRELIMINARY
www.DataSheet4U.com
LM3S817 Microcontroller
DATA SHEET
DS-LM3S817-02
Copyright © 2007 Luminary Micro, Inc.
1 page LM3S817 Data Sheet
www.DataSheet4U.com
10. Watchdog Timer ................................................................................................................ 185
10.1 Block Diagram ................................................................................................................................... 185
10.2 Functional Description ....................................................................................................................... 186
10.3 Initialization and Configuration........................................................................................................... 186
10.4 Register Map ..................................................................................................................................... 186
10.5 Register Descriptions......................................................................................................................... 187
11. Analog-to-Digital Converter (ADC) .................................................................................. 208
11.1 Block Diagram ................................................................................................................................... 209
11.2 Functional Description ....................................................................................................................... 209
11.2.1 Sample Sequencers .......................................................................................................................... 209
11.2.2 Module Control .................................................................................................................................. 210
11.2.3 Hardware Sample Averaging Circuit.................................................................................................. 211
11.2.4 Analog-to-Digital Converter ............................................................................................................... 211
11.2.5 Test Modes ........................................................................................................................................ 211
11.2.6 Internal Temperature Sensor ............................................................................................................. 211
11.3 Initialization and Configuration........................................................................................................... 211
11.3.1 Module Initialization ........................................................................................................................... 212
11.3.2 Sample Sequencer Configuration ...................................................................................................... 212
11.4 Register Map ..................................................................................................................................... 212
11.5 Register Descriptions......................................................................................................................... 213
12. Universal Asynchronous Receivers/Transmitters (UARTs).......................................... 238
12.1 Block Diagram ................................................................................................................................... 239
12.2 Functional Description ....................................................................................................................... 239
12.2.1 Transmit/Receive Logic ..................................................................................................................... 239
12.2.2 Baud-Rate Generation ....................................................................................................................... 240
12.2.3 Data Transmission ............................................................................................................................. 241
12.2.4 FIFO Operation .................................................................................................................................. 241
12.2.5 Interrupts............................................................................................................................................ 241
12.2.6 Loopback Operation .......................................................................................................................... 242
12.3 Initialization and Configuration........................................................................................................... 242
12.4 Register Map ..................................................................................................................................... 243
12.5 Register Descriptions......................................................................................................................... 244
13. Synchronous Serial Interface (SSI) ................................................................................. 274
13.1 Block Diagram ................................................................................................................................... 274
13.2 Functional Description ....................................................................................................................... 275
13.2.1 Bit Rate Generation ........................................................................................................................... 275
13.2.2 FIFO Operation .................................................................................................................................. 275
13.2.3 Interrupts............................................................................................................................................ 275
13.2.4 Frame Formats .................................................................................................................................. 276
13.3 Initialization and Configuration........................................................................................................... 283
13.4 Register Map ..................................................................................................................................... 284
13.5 Register Descriptions......................................................................................................................... 285
14. Analog Comparator........................................................................................................... 309
14.1 Block Diagram ................................................................................................................................... 309
14.2 Functional Description ....................................................................................................................... 309
14.2.1 Internal Reference Programming....................................................................................................... 310
14.3 Initialization and Configuration........................................................................................................... 311
May 4, 2007
Preliminary
5
5 Page LM3S817 Data Sheet
www.DataSheet4U.com
List of Registers
ARM Cortex-M3 Processor Core ................................................................................................... 33
Register 1: SysTick Control and Status Register......................................................................................... 38
Register 2: SysTick Reload Value Register ................................................................................................. 39
Register 3: SysTick Current Value Register ................................................................................................ 40
System Control ............................................................................................................................... 56
Register 1: Device Identification 0 (DID0), offset 0x000 .............................................................................. 64
Register 2: Device Identification 1 (DID1), offset 0x004 .............................................................................. 65
Register 3: Device Capabilities 0 (DC0), offset 0x008................................................................................. 67
Register 4: Device Capabilities 1 (DC1), offset 0x010................................................................................. 68
Register 5: Device Capabilities 2 (DC2), offset 0x014................................................................................. 70
Register 6: Device Capabilities 3 (DC3), offset 0x018................................................................................. 71
Register 7: Device Capabilities 4 (DC4), offset 0x01C ................................................................................ 73
Register 8: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030 ........................................ 74
Register 9: LDO Power Control (LDOPCTL), offset 0x034.......................................................................... 75
Register 10: Software Reset Control 0 (SRCR0), offset 0x040 ..................................................................... 76
Register 11: Software Reset Control 1 (SRCR1), offset 0x044 ..................................................................... 77
Register 12: Software Reset Control 2 (SRCR2), offset 0x048 ..................................................................... 78
Register 13: Raw Interrupt Status (RIS), offset 0x050................................................................................... 79
Register 14: Interrupt Mask Control (IMC), offset 0x054 ............................................................................... 80
Register 15: Masked Interrupt Status and Clear (MISC), offset 0x058.......................................................... 82
Register 16: Reset Cause (RESC), offset 0x05C .......................................................................................... 83
Register 17: Run-Mode Clock Configuration (RCC), offset 0x060................................................................. 84
Register 18: XTAL to PLL Translation (PLLCFG), offset 0x064 .................................................................... 89
Register 19: Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100 ....................................................... 90
Register 20: Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110..................................................... 90
Register 21: Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120........................................... 90
Register 22: Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104 ....................................................... 92
Register 23: Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114..................................................... 92
Register 24: Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124........................................... 92
Register 25: Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108 ....................................................... 94
Register 26: Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118..................................................... 94
Register 27: Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128........................................... 94
Register 28: Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 .............................................. 95
Register 29: Clock Verification Clear (CLKVCLR), offset 0x150.................................................................... 96
Register 30: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160 ....................................... 97
Internal Memory .............................................................................................................................. 98
Register 1: Flash Memory Protection Read Enable (FMPRE), offset 0x130 ............................................. 104
Register 2: Flash Memory Protection Program Enable (FMPPE), offset 0x134 ........................................ 105
Register 3: USec Reload (USECRL), offset 0x140.................................................................................... 106
Register 4: Flash Memory Address (FMA), offset 0x000 ........................................................................... 107
Register 5: Flash Memory Data (FMD), offset 0x004 ................................................................................ 109
Register 6: Flash Memory Control (FMC), offset 0x008 ............................................................................ 110
Register 7: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C ................................................. 112
Register 8: Flash Controller Interrupt Mask (FCIM), offset 0x010 ............................................................. 113
Register 9: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014......................... 114
May 4, 2007
Preliminary
11
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet LM3S817.PDF ] |
Número de pieza | Descripción | Fabricantes |
LM3S811 | Stellaris LM3S811 Microcontroller Data Sheet (Rev. J) | Texas Instruments |
LM3S811 | Microcontroller | Luminary Micro |
LM3S812 | Stellaris LM3S812 Microcontroller Data Sheet (Rev. I) | Texas Instruments |
LM3S815 | Stellaris LM3S815 Microcontroller Data Sheet (Rev. I) | Texas Instruments |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |