Datasheet.kr   

MAX11203 데이터시트 PDF




Maxim Integrated Products에서 제조한 전자 부품 MAX11203은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 MAX11203 자료 제공

부품번호 MAX11203 기능
기능 Delta- Sigma ADCs
제조업체 Maxim Integrated Products
로고 Maxim Integrated Products 로고


MAX11203 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 27 페이지수

미리보기를 사용할 수 없습니다

MAX11203 데이터시트, 핀배열, 회로
19-5334; Rev 0; 6/10
www.DataSheet4U.com
16-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
General Description
The MAX11203/MAX11213 are ultra-low-power (< 300FA
active current), high-resolution, serial-output ADCs.
These devices provide the highest resolution per unit
power in the industry, and are optimized for applications
that require very high dynamic range with low power,
such as sensors on a 4mA to 20mA industrial control
loop. Optional input buffers provide isolation of the sig-
nal inputs from the switched capacitor sampling network
allowing these converters to be used with high-imped-
ance sources without compromising available dynamic
range or linearity. The devices provide a high-accuracy
internal oscillator that requires no external components.
When used with the specified data rates, the internal
digital filter provides more than 100dB rejection of 50Hz
or 60Hz line noise. The devices are configurable using
the SPI™ interface and include four GPIOs that can be
used for external mux control. The MAX11213 includes
digital programmable gain of 1 to 128.
The MAX11203/MAX11213 operate over the -40NC to
+85NC temperature range, and are available in a 16-pin
QSOP package.
Applications
Sensor Measurement (Temperature and
Pressure)
Portable Instrumentation
Battery Applications
Weigh Scales
Features
S 16-Bit Noise-Free Resolution
S 570nVRMS Noise at 10sps, ±3.6VFS Input
S 3ppm INL (typ), 20ppm (max)
S No Missing Codes
S Ultra-Low Power Dissipation
Operating-Mode Current Drain < 300µA (max)_
Sleep-Mode Current Drain < 0.4µA
S Programmable Gain (1 to 128) (MAX11213)
S Four SPI-Controlled GPIOs for External Mux
Control
S 2.7V to 3.6V Analog Supply Voltage Range
S 1.7V to 3.6V Digital and I/O Supply Voltage Range
S Fully Differential Signal and Reference Inputs
S High-Impedance Inputs
Optional Input Buffers on Both Signal and
Reference Inputs
S > 100dB (min) 50Hz/60Hz Rejection
S SPI, QSPI™, MICROWIRE™-Compatible Serial
Interface
S On-Demand Offset and Gain Self-Calibration and
System Calibration
S User-Programmable Offset and Gain Registers
S -40°C to +85°C Operating Temperature Range
S ±2kV ESD Protection
S Lead(Pb)-Free and RoHS-Compliant QSOP
Package
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
MAX11203EEE+
MAX11213EEE+
-40°C to +85°C
-40°C to +85°C
16 QSOP
16 QSOP
+Denotes a lead(Pb)-free/RoHS-compliant package.
Selector Guide
RESOLUTION
(BITS)
24
20
18
16
4-WIRE SPI, 16-PIN QSOP,
PROGRAMMABLE GAIN
MAX11210
MAX11206
MAX11209
MAX11213
4-WIRE SPI,
16-PIN QSOP
MAX11200
MAX11207
MAX11211
MAX11203
2-WIRE SERIAL,
10-PIN μMAX
MAX11201 (with buffers)
MAX11202 (without buffers)
MAX11208
MAX11212
MAX11205
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.
________________________________________________________________ Maxim Integrated Products   1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.




MAX11203 pdf, 반도체, 판매, 대치품
www.DataSheet4U.com
16-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = +3.6V, VDVDD = +1.7V, VREFP - VREFN = VAVDD; internal clock, single-cycle mode (SCYCLE = 1), TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25NC under normal conditions, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
POWER REQUIREMENTS
Analog Supply
Digital Supply
Total Operating Current
VAVDD
VDVDD
AVDD + DVDD
Buffers disabled
Buffers enabled
2.7 3.6
1.7 3.6
235 300
255
V
V
FA
AVDD Sleep Current
AVDD Operating Current
Buffers disabled
Buffers enabled
0.15
185
205
2
235
FA
FA
DVDD Sleep Current
DVDD Operating Current
SPI TIMING CHARACTERISTICS
0.25
50
2
65
FA
FA
SCLK Frequency
SCLK Clock Period
SCLK Pulse-Width High
SCLK Pulse-Width Low
CS Low to 1st SCLK Rise Setup
CS High to 17th SCLK Setup
fSCLK
tCP
tCH
tCL
tCSS0
tCSS1
60% duty cycle at 5MHz
5 MHz
200 ns
80 ns
80 ns
40 ns
40 ns
CS High After 16th SCLK
Falling Edge Hold
tCSH1
3 ns
CS Pulse-Width High
DIN to SCLK Setup
DIN Hold After SCLK
tCSW
tDS
tDH
40 ns
40 ns
0 ns
RDY/DOUT Transition Valid After
SCLK Fall
tDOT
Output transition time, data changes on fall-
ing edge of SCLK
40 ns
RDY/DOUT Remains Valid After
SCLK Fall
tDOH
Output hold time allows for negative edge
data read
3
ns
RDY/DOUT Valid Before SCLK Rise tDOL tDOL = tCL - tDOT
40 ns
CS Rise to RDY/DOUT Disable
tDOD CLOAD = 20pF
25 ns
CS Fall to RDY/DOUT Valid
tDOE
Default value of RDY is 1 for minimum spec-
ification; maximum specification for valid 0
on RDY/DOUT
0
40 ns
DATA Fetch
Maximum time after RDY asserts to read
tDF DATA register; tCNV is the time for one
conversion
0
tCNV -
60 x tCP
Note 2: These specifications are not fully tested and are guaranteed by design and/or characterization.
Note 3: VAINP = VAINN.
Note 4: ppmFSR is parts per million of full scale.
Note 5: Positive full-scale error includes zero-scale errors (unipolar offset error or bipolar zero error) and applies to both unipolar
and bipolar input ranges.
Note 6: For data rates (1, 2.5, 5, 10, 15)sps and (0.83, 2.08, 4.17, 8.33, 12.5)sps.
Note 7: Normal-mode rejection of power line frequencies of 60Hz/50Hz apply only for single-cycle data rates at 15sps/10sps and
lower or continuous data rate of 60sps/50sps.
4   _______________________________________________________________________________________

4페이지










MAX11203 전자부품, 판매, 대치품
www.DataSheet4U.com
16-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
Functional Diagram
AVDD
DVDD
GND
AINP
AINN
REFP
REFN
TIMING
CLOCK GENERATOR
3RD-ORDER
DELTA-SIGMA
MODULATOR
DIGITAL FILTER
(SINC4)
PROGRAMMABLE
GAIN*
1–128
DIGITAL LOGIC
AND SERIAL-
INTERFACE
CONTROLLER
MAX11203
MAX11213*
GPIO
*PROGRAMMABLE GAIN ONLY AVAILABLE ON THE MAX11213.
CLK
CS
SCLK
DIN
RDY/DOUT
GPIO1
GPIO2
GPIO3
GPIO4
_______________________________________________________________________________________   7

7페이지


구       성 총 27 페이지수
다운로드[ MAX11203.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
MAX11200

Delta- Sigma ADCs

Maxim Integrated Products
Maxim Integrated Products
MAX11201

Delta- Sigma ADC

Maxim Integrated Products
Maxim Integrated Products

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵