|
|
|
부품번호 | EDS2532AABH-1AR2 기능 |
|
|
기능 | 256M bits SDRAM | ||
제조업체 | Elpida Memory | ||
로고 | |||
DATA SHEET
www.DataSheet4U.com
256M bits SDRAM
EDS2532AABH-1AR2 (8M words × 32 bits)
Description
The EDS2532AABH is a 256M bits SDRAM organized
as 2,097,152 words × 32 bits × 4 banks. All inputs and
outputs are synchronized with the positive edge of the
clock.
It is packaged in 90-ball FBGA.
Features
• 3.3V power supply
• Clock frequency: 100MHz (max.)
• Single pulsed /RAS
• ×32 organization
• 4 banks can operate simultaneously and
independently
• Burst read/write operation and burst read/single write
operation capability
• Programmable burst length (BL): 1, 2, 4, 8 and full
page
• 2 variations of burst sequence
⎯ Sequential (BL = 1, 2, 4, 8, full page)
⎯ Interleave (BL = 1, 2, 4, 8)
• Programmable /CAS latency (CL): 2, 3
• Byte control by DQM
• Address
⎯ 4K Row address /512 column address
• Refresh cycles
⎯ 4096 refresh cycles/32ms
• Auto refresh
• FBGA package with lead free solder (Sn-Ag-Cu)
Pin Configurations
/xxx indicate active low signal.
90-ball FBGA
123456789
A
DQ26 DQ24 VSS
B
DQ28 VDDQ VSSQ
C
VSSQ DQ27 DQ25
D
VSSQ DQ29 DQ30
E
VDDQ DQ31 NC
F
VSS DQM3 A3
G
A4 A5 A6
H
A7 A8 NC
J
CLK CKE A9
K
DQM1 NC NC
L
VDDQ DQ8 VSS
M
VSSQ DQ10 DQ9
N
VSSQ DQ12 DQ14
P
DQ11 VDDQ VSSQ
R
DQ13 DQ15 VSS
(Top view)
VDD DQ23 DQ21
VDDQ VSSQ DQ19
DQ22 DQ20 VDDQ
DQ17 DQ18 VDDQ
NC DQ16 VSSQ
A2 DQM2 VDD
A10 A0 A1
NC BA1 A11
BA0 /CS /RAS
/CAS /WE DQM0
VDD DQ7 VSSQ
DQ6 DQ5 VDDQ
DQ1 DQ3 VDDQ
VDDQ VSSQ DQ4
VDD DQ0 DQ2
A0 to A11
BA0, BA1
DQ0 to DQ31
/CS
/RAS
/CAS
/WE
DQM0 to DQM3
CKE
CLK
VDD
VSS
VDDQ
VSSQ
NC
Address inputs
Bank select address
Data-input/output
Chip select
Row address strobe
Column address strobe
Write enable
DQ mask enable
Clock enable
Clock input
Power for internal circuit
Ground for internal circuit
Power for DQ circuit
Ground for DQ circuit
No connection
Document No. E0517E20 (Ver. 2.0)
Date Published October 2004 (K) Japan
URL: http://www.elpida.com
This product became EOL in April, 2007.
©Elpida Memory, Inc. 2004
EDS2532AABH-1AR2
www.DataSheet4U.com
Electrical Specifications
• All voltages are referenced to VSS (GND).
• After power up, execute power up sequence and initialization sequence before proper device operation is achieved
(refer to the Power up sequence).
Absolute Maximum Ratings
Parameter
Symbol
Rating
Unit Note
Voltage on any pin relative to VSS
Supply voltage relative to VSS
Short circuit output current
Power dissipation
Operating ambient temperature
Storage temperature
VT
VDD
IOS
PD
TA
Tstg
–0.5 to VDD + 0.5 (≤ 4.6 (max.))
–0.5 to +4.6
50
1.0
0 to +70
–55 to +125
V
V
mA
W
°C
°C
Caution
Exposing the device to stress above those listed in Absolute Maximum Ratings could cause
permanent damage. The device is not meant to be operated under conditions outside the limits
described in the operational section of this specification. Exposure to Absolute Maximum Rating
conditions for extended periods may affect device reliability.
Recommended DC Operating Conditions (TA = 0 to +70°C)
Parameter
Symbol
min.
max.
Supply voltage
VDD, VDDQ
3.1
3.5
VSS, VSSQ
0
0
Input high voltage
VIH 2.0
VDD + 0.3
Input low voltage
VIL –0.3
0.8
Notes: 1. The supply voltage with all VDD and VDDQ pins must be on the same level.
2. The supply voltage with all VSS and VSSQ pins must be on the same level.
3. VIH (max.) = VDD + 1.5V (pulse width ≤ 5ns).
4. VIL (min.) = VSS – 1.5V (pulse width ≤ 5ns).
Unit
V
V
V
V
Notes
1
2
3
4
Data Sheet E0517E20 (Ver. 2.0)
4
4페이지 EDS2532AABH-1AR2
www.DataSheet4U.com
AC Characteristics (TA = 0 to +70°C, VDD, VDDQ = 3.1V to 3.5V, VSS, VSSQ = 0V)
-1AR2
Parameter
Symbol
min.
max.
Unit
System clock cycle time
(CL = 2)
(CL = 3)
tCK 10 — ns
tCK 10 — ns
CLK high pulse width
tCH 3
— ns
CLK low pulse width
tCL 3
— ns
Access time from CLK
tAC —
6
ns
Data-out hold time
tOH 2.0
—
ns
CLK to Data-out low impedance
tLZ 0
— ns
CLK to Data-out high impedance
tHZ —
6
ns
Input setup time
tSI 2.0 —
ns
Input hold time
tHI 1.0 —
ns
Ref/Active to Ref/Active command period
tRC 70 — ns
Active to Precharge command period
tRAS
50
120000
ns
Active command to column command (same bank)
tRCD
20
—
ns
Precharge to active command period
tRP 20 — ns
Write recovery or data-in to precharge lead time
tDPL
20
—
ns
Last data into active latency
tDAL
2CLK + 20ns —
Active (a) to Active (b) command period
tRRD
20
—
ns
Transition time (rise and fall)
tT 0.5 5.0 ns
Refresh period (4096 refresh cycles)
tREF
—
32
ms
Notes: 1. AC measurement assumes tT = 0.5ns. Reference level for timing of input signals is 1.4V.
2. Access time is measured at 1.4V. Load condition is CL = 30pF.
3. tLZ (min.) defines the time at which the outputs achieves the low impedance state.
4. tHZ (max.) defines the time at which the outputs achieves the high impedance state.
Notes
1
1
1
1
1, 2
1, 2
1, 2, 3
1, 4
1
1
1
1
1
1
1
1
Data Sheet E0517E20 (Ver. 2.0)
7
7페이지 | |||
구 성 | 총 30 페이지수 | ||
다운로드 | [ EDS2532AABH-1AR2.PDF 데이터시트 ] |
당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는 |
구매 문의 | 일반 IC 문의 : 샘플 및 소량 구매 ----------------------------------------------------------------------- IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한 광범위한 전력 반도체를 판매합니다. 전력 반도체 전문업체 상호 : 아이지 인터내셔날 사이트 방문 : [ 홈페이지 ] [ 블로그 1 ] [ 블로그 2 ] |
부품번호 | 상세설명 및 기능 | 제조사 |
EDS2532AABH-1AR2 | 256M bits SDRAM | Elpida Memory |
DataSheet.kr | 2020 | 연락처 | 링크모음 | 검색 | 사이트맵 |