|
|
PDF PCA9560 Data sheet ( Hoja de datos )
| Número de pieza | PCA9560 | |
| Descripción | Dual 5-bit multiplexed 1-bit latched I2C EEPROM DIP switch | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PCA9560 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
PCA9560
Dual 5-bit multiplexed 1-bit latched
I2C EEPROM DIP switch
Product data
Supersedes data of 2002 May 24
2003 Jun 27
Philips
Semiconductors
www.DataSheet.in
1 page  
Philips Semiconductors
Dual 5-bit multiplexed 1-bit latched
I2C EEPROM DIP switch
Product data
PCA9560
REGISTER DESCRIPTION
If the command byte is an EEPROM address, the next byte sent will be programmed into that EEPROM address on the following STOP
condition, if the WP is logic 0. If more than one byte is sent sequentially, the second byte will be written in the other-volatile register, on the
following STOP condition. If any more data bytes are sent after the second byte, they will not be acknowledged and no bytes will be written to
the non-volatile registers. After a byte is read from or written to the EEPROM, the part automatically points to the next non-volatile register. If the
command code was FFH, the MUX_IN values are sent with the three MSBs padded with zeroes as shown below. If the command codes was
00H, then the non-volatile register 1 is sent, and if the command code was 01H, then the non-volatile register 1 is sent.
EEPROM Byte 0 Register
D7
Write
X
Read
0
Default
0
D6
X
0
0
D5
Non-Muxed
Data
Non-Muxed
Data
0
D4
EEPROM 0
Data E
EEPROM 0
Data E
0
D3
EEPROM 0
Data D
EEPROM 0
Data D
0
D2
EEPROM 0
Data C
EEPROM 0
Data C
0
D1
EEPROM 0
Data B
EEPROM 0
Data B
0
D0
EEPROM 0
Data A
EEPROM 0
Data A
0
EEPROM Byte 1 Register
D7
Write
X
Read
0
Default
0
D6
X
0
0
D5
Non-Muxed
Data
Non-Muxed
Data
0
D4
EEPROM 1
Data E
EEPROM 1
Data E
0
D3
EEPROM 1
Data D
EEPROM 1
Data D
0
D2
EEPROM 1
Data C
EEPROM 1
Data C
0
D1
EEPROM 1
Data B
EEPROM 1
Data B
0
D0
EEPROM 1
Data A
EEPROM 1
Data A
0
MUX_IN Register
D7 D6 D5 D4 D3 D2 D1 D0
Read
0
0
0
MUX_IN
MUX_IN
MUX_IN
MUX_IN
MUX_IN
Data E
Data D
Data C
Data B
Data A
If the command byte is a MUX command byte, any additional data bytes sent after the MUX command code will not be acknowledged. If the
read/write bit in the address is a logic 1, then a read operation follows and the data sent out depends on the previously stored command code.
The MUX_SELECT_1 pin can function as the over-ride pin as on the PCA9559 if the non-volatile register 1 is left at all 0s.
The NON_MUXED_OUT pin is a latched output. It is latched when MUX_SELECT_0 = 1. It is transparent when the MUX_SELECT_0 = 0. The
data sent out on the NON_MUXED_OUT output is the 6th most significant bit of the non-volatile register. Whether this comes from the
non-volatile register 0 or non-volatile register 1 depends on the command code or the external mux-select pins.
After a valid I2C write operation to the EEPROM, the part cannot be addressed via the I2C for 3.6 ms. If the part is addressed prior to this time,
the part will not acknowledge its address.
NOTE:
1. To ensure data integrity, the non-volatile register must be internally write protected when VDD to the I2C bus is powered down or VDD to the
component is dropped below normal operating levels.
2003 Jun 27
www.DataSheet.in
5
5 Page 
Philips Semiconductors
Dual 5-bit multiplexed 1-bit latched
I2C EEPROM DIP switch
Product data
PCA9560
DC CHARACTERISTICS
SYMBOL
PARAMETER
Supply
VDD Supply voltage
IDDL
Supply current
IDDH
Supply current
VPOR
Power-on reset voltage
Input SCL: Input/Output SDA
VIL LOW-level input voltage
VIH HIGH-level input voltage
IOL LOW-level output current
IOL LOW-level output current
IIH Leakage current HIGH
IIL Leakage current LOW
CI Input capacitance
WP, MUX_SELECT_0, MUX_SELECT_1
IIH Leakage current HIGH
IIL Leakage current LOW
CI Input capacitance
MUX_IN A → E
IIH Leakage current HIGH
IIL Leakage current LOW
CI Input capacitance
A0, A1 Inputs
IIH Leakage current HIGH
IIL Leakage current LOW
CI Input capacitance
MUX_OUT
VOL LOW-level output voltage
VOL LOW-level output voltage
IOH HIGH-level output current
NON-MUXED_OUT
VOL LOW-level output voltage
VOL LOW-level output voltage
TEST CONDITION
Operating mode ALL inputs = 0 V
Operating mode ALL inputs = VDD
No load; VI = VDD or GND
VOL = 0.4 V
VOL = 0.6 V
VI = VDD
VI = GND
VI = VDD
VI = GND
VI = VDD
VI = GND
VI = VDD
VI = GND
IOL = 100 µA
IOL = 4 mA
VOH = VDD
IOL = 100 µA
IOL = 2 mA
MIN.
LIMITS
TYP.
MAX.
UNIT
3
— 3.6
V
— — 1 mA
— — 600 µA
— 2.3 2.7 V
-0.5 — 0.8
V
2 — VDD + 0.5 V
3 — — mA
6 — — mA
-1 — 1 µA
-1 — 1 µA
—3
6 pF
-1 — 1 µA
-20 — -50 µA
— 2.5 5 pF
-1 — 1 µA
-20 — -50 µA
— 2.5 5 pF
-1 — 1 µA
-20 — -50 µA
—2
4 pF
— — 0.4 V
— — 0.7 V
— — 100 µA
— — 0.4 V
— — 0.7 V
NON-VOLATILE STORAGE SPECIFICATIONS
PARAMETER
Memory cell data retention
Number of memory cell write cycles
SPECIFICATION
10 years min
100,000 cycles min
Application Note AN250 I2C DIP Switch provides additional information on memory cell data retention and the minimum number of write cycles.
2003 Jun 27
www.DataSheet.in
11
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet PCA9560.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PCA9560 | Dual 5-bit multiplexed 1-bit latched I2C EEPROM DIP switch | NXP Semiconductors |
| PCA9561 | Quad 6-bit multiplexed I2C EEPROM DIP switch | NXP Semiconductors |
| PCA9564 | Parallel bus to I2C-bus controller | NXP Semiconductors |
| PCA9564BS | Parallel bus to I2C-bus controller | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |