Datasheet.kr   

K7P403623B 데이터시트 PDF




Samsung semiconductor에서 제조한 전자 부품 K7P403623B은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 K7P403623B 자료 제공

부품번호 K7P403623B 기능
기능 128Kx36 & 256Kx18 SRAM
제조업체 Samsung semiconductor
로고 Samsung semiconductor 로고


K7P403623B 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 13 페이지수

미리보기를 사용할 수 없습니다

K7P403623B 데이터시트, 핀배열, 회로
K7P403623B
K7P401823B
128Kx36 & 256Kx18 SRAM
Document Title
128Kx36 & 256Kx18 Synchronous Pipelined SRAM
Revision History
Rev. No.
Rev. 0.0
History
- Preliminary specification release
Rev. 0.1
- Update DC CHARACTERISTICS
x36 : IDD6 : TBD -> 300, IDD65 -> 290, IDD7 -> 280.
x18 : IDD6 : TBD -> 290, IDD65 -> 280, IDD7 -> 270.
Rev. 0.2
- Change simbol in DC CHARACTERISTICS
IDD6, IDD65, IDD7 -> IDD65, IDD70, IDD75
Rev. 1.0
- Final Version
Rev. 1.1
- Add Single ended differential clock on clock comment.
Draft Date
Oct. 2002
Jan. 2003
Remark
Preliminary
Preliminary
Feb. 2003
Preliminary
Jun. 2003
Jun. 2003
Final
Final
www.DataSheet4U.com
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the
specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-
tions, please contact the SAMSUNG branch office near your office, call or cortact Headquarters.
-1-
Jul. 2003
Rev 1.1




K7P403623B pdf, 반도체, 판매, 대치품
K7P403623B
K7P401823B
128Kx36 & 256Kx18 SRAM
FUNCTION DESCRIPTION
The K7P403623B andK7P401823B are 4,718,592 bit Synchronous SRAM. It is organized as 131,072 words of 36 bits(or 262,144
words of 18 bits) and is implemented in SAMSUNG's advanced CMOS technology.
Single differential PECL level K clocks or single ended or differential LVCMOS/LVTTL clock are used to initiate the read/write opera-
tion and all internal operations are self-timed. At the rising edge of K clock, all addresses, Write Enables, Synchronous Select and
Data Ins are registered internally. Data outputs are updated from output latches of the falling edge of K clock. An internal write data
buffer allows write data to follow one cycle after addresses and controls. The package is 119(7x17) Ball Grid Array with balls on a
1.27mm pitch.
Read Operation
During reads, the address is registered during the clock rising edge and the internal array is read. The data is driven to the CPU in
the following cycle. SS is driven low during this cycle, signaling that the SRAM should drive out the data.
During consecutive read cycles where the address is the same, the data output must be held constantly without any glitches. This
characteristic is because the SRAM will be read by devices that will operate slower than the SRAM frequency and will require multi-
ple SRAM cycles to perform a single read operation.
Write(Store) Operation
All addresses and SW are both sampled on the clock rising edge. SW is low on the rising clock. Write data is sampled on the rising
clock, one cycle after write address and SW have been sampled by the SRAM. SS will be driven low during the same cycle that the
Address, SW and SW[a:d] are valid to signal that a valid operations is on the Address and Control Input.
Pipelined write are supported. This is done by using write data buffers on the SRAM that capture the write addresses on one write
cycle, and write the array on the next write cycle. The "next write cycle" can actually be many cycles away, broken by a series of
read cycles. Byte writes are supported. The byte write signals SW[a:d] signal which 9-bit bytes will be writen. Timing of SW[a:d] is the
same as the SW signal.
Bypass Read Operation
Since write data is not fully written into the array on first write cycle, there is a need to sense the address in case a future read is to
be done from the location that has not been written yet. For this case, the address comparator check to see if the new read address
is the same as the contents of the stored write address Latch. If the contents match, the read data must be supplied from the stored
write data latch with standard read timing. If there is no match, the read data comes from the SRAM array. The bypassing of the
SRAM array occurs on a byte by byte basis. If one byte is written and the other bytes are not, read data from the last written will have
new byte data from the write data buffer and the other bytes from the SRAM array.
Low Power Dissipation Mode
During normal operation, asynchronous signal ZZ must be pulled low. Low Power Mode is enabled by switching ZZ high. When the
SRAM is in Power Down Mode, the outputs will go to a Hi-Z state and the SRAM will draw standby current. SRAM data will be pre-
served and a recovery time(tZZR) is required before the SRAM resumes to normal operation.
TRUTH TABLE
K ZZ G SS SW SWa SWb SWc SWd DQa DQb DQc DQd
Operation
X H X X X X X X X Hi-Z Hi-Z Hi-Z Hi-Z Power Down Mode. No Operation
X L H X X X X X X Hi-Z Hi-Z Hi-Z Hi-Z Output Disabled. No Operation
L L H X X X X X Hi-Z Hi-Z Hi-Z Hi-Z Output Disabled. No Operation
L L L H X X X X DOUT DOUT DOUT DOUT Read Cycle
L X L L H H H H Hi-Z Hi-Z Hi-Z Hi-Z No Bytes Written
L X L L L H H H DIN Hi-Z Hi-Z Hi-Z Write first byte
L X L L H L H H Hi-Z DIN Hi-Z Hi-Z Write second byte
L X L L H H L H Hi-Z Hi-Z DIN Hi-Z Write third byte
L X L L H H H L Hi-Z Hi-Z Hi-Z DIN Write fourth byte
LXLL
L
L
L
L DIN DIN DIN DIN Write all byte
www.DataSheet4U.com
-4-
Jul. 2003
Rev 1.1

4페이지










K7P403623B 전자부품, 판매, 대치품
K7P403623B
K7P401823B
128Kx36 & 256Kx18 SRAM
AC TEST CONDITIONS
Parameter
Core Power Supply Voltage
Output Power Supply Voltage
Input High/Low Level
Clock Input High/Low Level(PECL)
Input Rise/Fall Time
Clock Input Rise/Fall Time(PECL)
Input and Out Timing Reference Level
Clock Input Timing Reference Level
AC TEST OUTPUT LOAD
Symbol Value Unit
VDD
VDDQ
3.15~3.45
2.4~2.6
V
V
Dout
Z0=50
VIH/VIL
VIH/VIL
1.7/0.7
2.4/1.5
V
V
20pF*
50
TR/TF
TR/TF
1.0/1.0
1.0/1.0
1.25
ns
ns
V
1.25V
*Capacitive load consists of all components
of the tester environment
Cross Point V
AC CHARACTERISTICS
Parameter
Clock Cycle Time
Clock High Pulse Width
Clock Low Pulse Width
Clock High to Output Valid
Clock Low to Output Valid
Clock Low to Output Hold
Address Setup Time
Address Hold Time
Write Data Setup Time
Write Data Hold Time
SW, SW[a:d] Setup Time
SW, SW[a:d] Hold Time
SS Setup Time
SS Hold Time
Clock High to Output Hi-Z
Clock Low to Output Low-Z
G High to Output High-Z
G Low to Output Low-Z
G Low to Output Valid
ZZ High to Power Down(Sleep Time)
ZZ Low to Recovery(Wake-up Time)
Symbol
tKHKH
tKHKL
tKLKH
tKHQV
tKLQV
tKLQX
tAVKH
tKHAX
tDVKH
tKHDX
tWVKH
tKHWX
tSVKH
tKHSX
tKHQZ
tKLQX1
tGHQZ
tGLQX
tGLQV
tZZE
tZZR
-65
Min Max
6.0 -
2.0 -
2.0 -
- 6.5
- 2.5
0.5 -
0.5 -
1.0 -
0.5 -
1.0 -
0.5 -
1.0 -
0.5 -
1.0 -
- 2.5
0.5 -
- 2.5
0.5 -
- 2.5
- 15
- 20
-70
Min Max
6.5 -
2.0 -
2.0 -
- 7.0
- 2.5
0.5 -
0.5 -
1.0 -
0.5 -
1.0 -
0.5 -
1.0 -
0.5 -
1.0 -
- 3.0
0.5 -
- 3.0
0.5 -
- 3.0
- 15
- 20
-75
Unit Note
Min Max
7.0 - ns
2.0 - ns
2.0 - ns
- 7.5 ns
- 3.0 ns
0.5 - ns
0.5 - ns
1.0 - ns
0.5 - ns
1.0 - ns
0.5 - ns
1.0 - ns
0.5 - ns
1.0 - ns
- 3.5 ns
0.5 - ns
- 3.5 ns
0.5 - ns
- 3.5 ns
- 15 ns
- 20 ns
www.DataSheet4U.com
-7-
Jul. 2003
Rev 1.1

7페이지


구       성 총 13 페이지수
다운로드[ K7P403623B.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
K7P403623B

128Kx36 & 256Kx18 SRAM

Samsung semiconductor
Samsung semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵