|
|
PDF AK4421 Data sheet ( Hoja de datos )
| Número de pieza | AK4421 | |
| Descripción | 192kHz 24-Bit Stereo DAC | |
| Fabricantes | AKM | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AK4421 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
[AK4421]
AK4421
192kHz 24-Bit Stereo ΔΣ DAC with 2Vrms Output
GENERAL DESCRIPTION
The AK4421 is 3.3V 24-bit stereo DAC with an integrated 2Vrms output buffer. A charge pump in the
buffer develops an internal negative power supply rail that enables a ground-referenced 2Vrms output.
Using AKM’s multi bit modulator architecture, the AK4421 delivers a wide dynamic range while preserving
linearity for improved THD+N performance. The AK4421 integrates a combination of switched-capacitor
and continuous-time filters, increasing performance for systems with excessive clock jitter. The 24-bit
word length and 192kHz sampling rate make this part ideal for a wide range of consumer audio
applications, such as portable A/V players, set-top boxes, and digital televisions. The AK4421 is offered in
a space saving 16pin TSSOP package.
FEATURES
Sampling Rate Ranging from 8kHz to 192kHz
128 times Oversampling (Normal Speed Mode)
64 times Oversampling (Double Speed Mode)
32 times Oversampling (Quad Speed Mode)
24-Bit 8 times FIR Digital Filter
Switched-Capacitor Filter with High Tolerance to Clock Jitter
Single Ended 2Vrms Output Buffer
Soft mute
I/F format: 24-Bit MSB justified or I2S
Master clock: 512fs, 768fs or 1152fs (Normal Speed Mode)
256fs or 384fs (Double Speed Mode)
www.DataSheet.co.kr
128fs or 192fs (Quad Speed Mode)
THD+N: -92dB (-3dB output level)
Dynamic Range: 102dB
Automatic Power-on Reset Circuit
Power supply: +3.0 ∼ +3.6V
Ta = -20 to 85°C
Small Package: 16pin TSSOP (6.4mm x 5.0mm)
MCLK
SMUTE
DIF
Control
Interface
LRCK
BICK
SDTI
Audio
Data
Interface
Clock
Divider
8X
Interpolator
ΔΣ
Modulator
SCF
LPF
8X
Interpolator
ΔΣ
Modulator
SCF
LPF
Charge
Pump
CP CN VEE VSS2 CVDD
1μ 1μ
VDD
DZF
VSS1
AOUTL
AOUTR
MS0945-E-01
-1-
2008/08
Datasheet pdf - http://www.DataSheet4U.net/
1 page  
[AK4421]
ANALOG CHARACTERISTICS
(Ta = 25°C; VDD=CVDD = +3.3V; fs = 44.1 kHz; BICK = 64fs; Signal Frequency = 1 kHz;
24bit Input Data; Measurement frequency = 20Hz ∼ 20kHz; RL ≥5kΩ)
Parameter
min typ
max
Resolution
24
Dynamic Characteristics (Note 4)
THD+N (-3dBFs)
(Note 5)
fs=44.1kHz, BW=20kHz
fs=96kHz, BW=40kHz
-92 -84
-92
fs=192kHz, BW=40kHz
-92 -
Dynamic Range (-60dBFS with A-weighted, Note 6)
96 102
S/N (A-weighted, Note 7)
96 102
Interchannel Isolation (1kHz, -3dBFs)
90 100
Interchannel Gain Mismatch(-3dBFs)
0.2 0.5
DC Accuracy
DC Offset
(at output pin)
-60 0 +60
Gain Drift
100 -
Output Voltage (Note 8)
0dBFS
2.00
-3dBFS
1.27
1.42
1.57
Load Capacitance (Note 9)
25
Load Resistance
5
Power Supplies
Power Supply Current: (Note 10)
Normal Operation (fs≤96kHz)
Normal Operation (fs=192kHz)
Power-Down Mode (Note 11)
20 30
22 33
10 100
Note 4. Measured by Audio Precision (System Two). Refer to the evaluation board manual.
Note 5. -60dB(typ) at 0dBFs (RL ≥10kΩ)
Note 6. 98dB for 16-bit input data
Note 7. S/N does not depend on input data size.
www.DataSheet.co.kr
Note 8. Full-scale voltage (0dB). Output voltage is proportional to the voltage of VDD:
AOUT (typ.@0dB) = 2Vrms × VDD/3.3.
AOUT (typ.@-3dB) = 1.42Vrms × VDD/3.3.
Note 9. In case of driving capacitive load, inset a resistor between the output pin and the capacitive load.
Note 10. The current into VDD and CVDD.
Note 11. All digital inputs including clock pins (MCLK, BICK and LRCK) are fixed to VSS or VDD
Units
Bits
dB
dB
dB
dB
dB
dB
dB
mV
ppm/°C
Vrms
Vrms
pF
kΩ
mA
mA
μA
MS0945-E-01
-5-
2008/08
Datasheet pdf - http://www.DataSheet4U.net/
5 Page 
[AK4421]
■ Zero detect function
When the input data for both channels are continuously zero for 8192 LRCK cycles, the DZF pin goes to “H”. The DZF
pin immediately returns to “L” if the input data for both channels are not zero (Figure 5).
■ Analog output block
The internal negative power supply generation circuit (Figure 5) provides a negative power supply for the internal 2Vrms
amplifier. It allows the AK4421 to output an audio signal centered at VSS (0V, typ) as shown in Figure 6. The negative
power generation circuit (Figure 5) needs 1.0uF capacitors (Ca, Cb) with low ESR (Equivalent Series Resistance). If this
capacitor is polarized, the positive polarity pin should be connected to the CP and VSS2 pins. This circuit operates by
clocks generated from MCLK. When MCLK stops, the AK4421 is placed in reset mode automatically and the analog
outputs settle to VSS (0V, typ).
AK4421
CVDD
Charge
Pump
Negative Power
AK4421
CP CN VSS2
VEE
Cb
(+) 1uF
1uF Ca
(+)
Figure 5. Negative Power Generation Circuit
www.DataSheet.co.kr
AOUTR
(AOUTL)
0V
2Vrms
Figure 6. Audio Signal Output
MS0945-E-01
- 11 -
2008/08
Datasheet pdf - http://www.DataSheet4U.net/
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet AK4421.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AK4420 | 192kHz 24-Bit Stereo DAC | AKM |
| AK4421 | 192kHz 24-Bit Stereo DAC | AKM |
| AK4421A | 192kHz 24-Bit Stereo DAC |  Asahi Kasei Microsystems |
| AK4424 | 192kHz 24-Bit Stereo DAC | AKM |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |