|
|
Número de pieza | HX8347-D | |
Descripción | TFT Mobile Single Chip Driver | |
Fabricantes | Himax | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de HX8347-D (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! DATA SHEET
( DOC No. HX8347-D(T)-DS )
HX8347-D(T)
240RGB x 320 dot, 262K color,
with internal GRAM,
TFT Mobile Single Chip Driver
Version 02 March, 2009
1 page HX8347-D(T)
240RGB x 320 dot, 262K color, with internal
GRAM, TFT Mobile Single Chip Driver
List of Figures
March, 2009
Figure 6.3 Example for rotation with MY, MX and MV - 1................................................................. 58
Figure 6.4 Example for rotation with MY, MX and MV - 2................................................................. 59
Figure 6. 5 Partial Display Area Setting (ML=’0’) .............................................................................. 63
Figure 6. 6 Partial Display Area Setting (ML=’1’) .............................................................................. 63
Figure 6.7 Vertical scrolling ............................................................................................................... 64
Figure 6.8 Memory map of vertical scrolling 1 .................................................................................. 64
Figure 6.9 Memory map of vertical scrolling 2 .................................................................................. 65
Figure 6.10 Memory map of vertical scrolling 3 ................................................................................ 65
Figure 6.11 Vertical scrolling example............................................................................................... 66
Figure 6.12 Data streaming order in RGB I/F ................................................................................... 67
Figure 6.13 Updating order when MY = ‘0’ and MX = ‘0’ .................................................................. 68
Figure 6.14 Updating order when MY = ‘0’ and MX = ‘1’ .................................................................. 68
Figure 6.15 Updating order when MY = ‘1’ and MX = ‘0’ .................................................................. 69
Figure 6.16 Updating order when MY = ‘1’ and MX = ‘1’ .................................................................. 69
Figure 7.1 HX8347-D internal clock circuit........................................................................................ 70
Figure 7.2 Grayscale control ............................................................................................................. 71
Figure 7.3 Gamma resister stream and gamma reference voltage .................................................. 73
Figure 7.4 Relationship between source output and Vcom .............................................................. 90
Figure 7.5 Relationship between GRAM data and output level (normal white panel REV_Panel=“0”)
................................................................................................................................................... 90
Figure 7.6 TE mode 1 output ............................................................................................................ 91
Figure 7.7 TE mode 2 output ............................................................................................................ 91
Figure 7.8 TE output waveform......................................................................................................... 91
Figure 7.9 Waveform of tearing effect signal .................................................................................... 92
Figure 7.10 Timing of tearing effect signal ........................................................................................ 92
Figure 7.11 Timing of MPU write is faster than panel read ............................................................... 93
Figure 7.12 Display of MPU write is faster than panel read.............................................................. 93
Figure 7.13 Timing of MPU write is slower than panel read.............................................................. 94
Figure 7.14 Display of MPU write is slower than panel read ............................................................ 94
Figure 7.15 Example of CABC function ............................................................................................ 95
Figure 7.16 CABC block diagram...................................................................................................... 95
Figure 7.17 CABC_PWM_OUT output duty...................................................................................... 97
Figure 7.18 Dimming function ........................................................................................................... 98
Figure 7.19 Block diagram of HX8347-D power circuit ..................................................................... 99
Figure 7.20 LCD power generation scheme ................................................................................... 101
Figure 7.21 Gate Scan Mode .......................................................................................................... 102
Figure 7.22 Display on/off set flow .................................................................................................. 103
Figure 7.23 Standby mode setting flow ........................................................................................... 104
Figure 7.24 Deep standby mode setting flow.................................................................................. 105
Figure 7.25 Power supply setting flow ............................................................................................ 106
Figure 8.1 Index register ..................................................................................................................113
Figure 8.2 Himax ID register (PAGE0 -00h).....................................................................................113
Figure 8.3 Display mode control register (PAGE0 -01h)..................................................................113
Figure 8.4 Column address start register upper byte (PAGE0 -02h)...............................................114
Figure 8.5 Column address start register low byte (PAGE0 -03h)...................................................114
Figure 8.6 Column address end register upper byte (PAGE0 -04h)................................................115
Figure 8.7 Column address end register low byte (PAGE0 -05h)....................................................115
Figure 8.8 Row address start register upper byte (PAGE0 -06h) ....................................................115
Figure 8.9 Row address start register low byte (PAGE0 -07h) ........................................................115
Figure 8.10 Row address end register upper byte (PAGE0 -08h) ...................................................115
Figure 8.11 Row address end register low byte (PAGE0 -09h) .......................................................115
Figure 8.12 Partial area start row register upper byte (PAGE0 -0Ah) .............................................116
Figure 8.13 Partial area start row register low byte (PAGE0 -0Bh) .................................................116
Figure 8.14 Partial area end row register upper byte (PAGE0 -0Ch) ..............................................116
Figure 8.15 Partial area end row register low byte (PAGE0 -0Dh) ..................................................116
Himax Confidential
This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed
in whole or in part without prior written permission of Himax.
-P.4-
March, 2009
5 Page HX8347-D(T)
240RGB x 320 dot, 262K color, TFT Mobile Single Chip Driver
2. Features
DATA SHEET Preliminary V01
Single chip solution to drive a a-TFT LCD panel
Display Resolution: 240(H) x RGB(H) x 320(V)
Display Color modes
Normal Display Mode On
1. System Interface Circuit
a. 4096(R (4), G (4), B (4)) colors
b. 65, 536(R (5), G (6), B (5)) colors
c. 262, 144(R (6), G (6), B (6)) colors
2. RGB Interface Circuit
a. 65,536(R(5),G(6),B(5)) colors
b. 262,144(R(6),G(6),B(6)) colors
Idle Mode On
1. 8 (R (1), G (1), B (1)) colors.
Outputs
Source outputs: 720 source lines
Selectable gate line control signal for glass 320 gate lines
Adjusted source voltages (V0p ~V63p, V0n ~V63n)
Display interface:
System interface:
a. 8-/9-/16-/18-bit parallel bus system interface
b. 3-/4-wire serial bus system interface
RGB interface:
a. 6-/16-/18-bit RGB interface
Internal graphics RAM capacity: 240 x18x320 bit = 1382400bits
Display features
The vertical scroll display function in line units
Partial area display mode.
Software programmable color depth mode
On chip
OTP memory to store initialization register settings
Automatic malfunction recovery for default values
Internal oscillator and hardware reset function
DC/DC converter and charge bump circuit for source, glass gate driving
voltage
Adjust AC VCOM generation
Himax Confidential
This information contained herein is the exclusive property of Himax and shall not be distributed, reproduced, or disclosed
in whole or in part without prior written permission of Himax.
-P.10-
March, 2009
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet HX8347-D.PDF ] |
Número de pieza | Descripción | Fabricantes |
HX8347-A | 240RGB x 320 dot | Himax |
HX8347-A01 | TFT Mobile Single Chip Driver | Himax |
HX8347-B | TFT Mobile Single Chip Driver | Himax |
HX8347-D | TFT Mobile Single Chip Driver | Himax |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |