Datasheet.kr   

HIP7030A0M 데이터시트 PDF




Intersil Corporation에서 제조한 전자 부품 HIP7030A0M은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 HIP7030A0M 자료 제공

부품번호 HIP7030A0M 기능
기능 J1850 8-Bit 68HC05 Microcontroller Emulator Version
제조업체 Intersil Corporation
로고 Intersil Corporation 로고


HIP7030A0M 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 10 페이지수

미리보기를 사용할 수 없습니다

HIP7030A0M 데이터시트, 핀배열, 회로
HIP7030A0
PRELIMINARY
April 1994
J1850 8-Bit 68HC05 Microcontroller
Emulator Version
Features
Description
• HIP7030A2 Microcontroller Emulation
- All HIP7030A2 Hardware and Software Features
- Timing and Performance Equivalent to HIP7030A2
• On-Chip Memory
- 176 Bytes of RAM - No ROM
• Full 8K Byte Address Space Available Externally
• Non-Multiplexed External Address and Data Lines
- I/O Memory Interface Matches Industry Standard
EPROM/EEPROMS for True Emulation with Two
Chips
• FS Line Identifies Fetch Cycles for Breakpoint Logic
• -40oC to +125oC Operating Range
• Single 3.0V to 6.0V Supply
• Available in 68 Lead PLCC Packages
The HIP7030A0 Emulator is functionally equivalent to the
HIP7030A2 microcontroller with the addition of external data
bus, address bus, and control signals which provide off chip
address capability. It is designed to permit prototype and
pre-production development of systems for mask pro-
grammed applications. The HIP7030A0 is also intended for
construction of development systems for the HIP7030A2.
Ordering Information
PART NUMBER
HIP7030A0M
TEMPERATURE
RANGE
-40oC to +125oC
PACKAGE
68 Lead Plastic LCC
Pinout
HIP7030A0 (PLCC)
TOP VIEW
NC
NC
WE
DS
ALC
PD4
PD3
PD2
PD1
PD0
NC
NC
VSS
OSCOUT
OSCIN
SCK
MOSI
9 8 7 6 5 4 3 2 1 6867666564636261
10 60
11 59
12 58
13 57
14 56
15 55
16 54
17 53
18 52
19 51
20 50
21 49
22 48
23 47
24 46
25 45
26 44
2728293031323334353637383940414243
A12
NC
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
OSCB
PA0
PA1
PA2
PA3
PA4
PA5
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
407-727-9207 | Copyright © Intersil Corporation 1999
9-40
File Number 3645




HIP7030A0M pdf, 반도체, 판매, 대치품
Specifications HIP7030A0
Read Cycle Timing (ALC = 0) (See Figure 1) VDD = 5VDC ±10%, VSS = 0VDC, TA = -40oC to +125oC Unless Otherwise Specified.
NUMBER
SYMBOL
PARAMETER
MIN
MAX
UNITS
fOSC
OSCB Operating Frequency
1 10 MHz
(1)
tCYC
Read Cycle Time
200 2000
ns
(2)
tAVCEL
Address Setup Time Before CE
-10 -
ns
(3)
tDVCEL
Access Time From CE
-
tCYC - 80
ns
(4)
tDVRDL
Access Time From RD
-
0.75tCYC - 80
ns
(5)
tDVAV
Access Time From Address Change
-
tCYC - 80
ns
(6)
tCEHAX
Address Hold Time After CE
0 - ns
(7)
tCEHAX
Data Hold Time After CE
0 - ns
(8)
tRDLDX
Data Bus Driven From RD
0
(Time to Data Active from High Impedance
State)
- ns
(9)
tRDHAX
Data Hold Time After RD
(Hold Time to High Impedance State)
0 - ns
(10)
tOSCDS
OSCB to DS Propagation Delay
NOTE:
Minimum frequency applies when ALC is low.
5 25 ns
Write Cycle Timing (ALC = 0) (See Figure 2) VDD = 5VDC ±10%, VSS = 0VDC, TA = -40oC to +125oC Unless Otherwise Specified.
NUMBER
SYMBOL
PARAMETER
MIN
MAX
UNITS
fOSC
OSCB Operating Frequency
(1)
tCYC
Write Cycle Time
(2)
tAVCEL
Address Setup Time Before CE
(3)
tAVWEL
Address Setup Time Before WE
(4)
tWEWE
WE Pulse Width
(5)
tDVWEH
Data Set-up Time to WE Trailing Edge
(6)
tWEHDX
Data Hold Time After WE Trailing Edge
(7)
tWEHAX
Address Hold Time After WE Trailing Edge
(8)
tOSCDS
OSCB to DS Propagation Delay
NOTE:
1. Minimum frequency applies when ALC is low.
1
200
-10
0.25tCYC - 25
0.5tCYC - 10
0.75tCYC - 75
0.25tCYC - 20
0.25tCYC - 20
5
10
2000
-
-
-
-
-
-
25
MHz
ns
ns
-
ns
ns
ns
ns
ns
Read Cycle Timing (ALC = 1) (See Figure 3) VDD = 5VDC ±10%, VSS = 0VDC, TA = -40oC to +125oC Unless Otherwise Specified.
NUMBER
SYMBOL
PARAMETER
MIN
MAX
UNITS
fOSC
OSCB Operating Frequency
10 MHz
9-43

4페이지










HIP7030A0M 전자부품, 판매, 대치품
OSCB
DS
A0-A12
CE
10
5
HIP7030A0
1
4
6
3
RD 2
9
DB
8
NOTES:
1. Measurement points are VOL, VOH, VIL and VIH.
2. Timing for FS is identical to RD timing.
FIGURE 3. READ CYCLE TIMING DIAGRAM (ALC = 1)
7
OSCB
DS
A0-A12
CE
9
4
1
5
RD 2
8
DB
7
NOTES:
1. Measurement points are VOL, VOH, VIL and VIH.
2. Timing for FS is identical to RD timing.
FIGURE 4. WRITE CYCLE TIMING DIAGRAM (ALC = 1)
9-46
6
3

7페이지


구       성 총 10 페이지수
다운로드[ HIP7030A0M.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
HIP7030A0

J1850 8-Bit 68HC05 Microcontroller Emulator Version

Intersil Corporation
Intersil Corporation
HIP7030A0M

J1850 8-Bit 68HC05 Microcontroller Emulator Version

Intersil Corporation
Intersil Corporation

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵